ArticlePDF Available

Baseband processor for IEEE 802.11a standard with embedded BIST

Authors:
Milos Krstic at IHP
Milos Krstic
Koushik Maharatna at University of Southampton
Koushik Maharatna
Alfonso Troya
Alfonso Troya
Eckhard Grass at IHP
Eckhard Grass
Show all 5 authorsHide
Download full-text PDFDownload full-text PDF
Read full-text
Download citation

Abstract and Figures

In this paper results of an IEEE 802.11a compliant low-power baseband processor implementation are presented. The detailed structure of the baseband processor and its constituent blocks is given. A design for testability strategy based on Built-In Self-Test (BIST) is proposed. Finally implementational results and power estimation are reported.
Figures - uploaded by Koushik Maharatna
Author content
All figure content in this area was uploaded by Koushik Maharatna
Content may be subject to copyright.
downlo
ad.pdf
Content uploaded by Koushik Maharatna
Author content
All content in this area was uploaded by Koushik Maharatna
Content may be subject to copyright.
Baseband processor for IEEE 802.11a standard with embedded BI
ST.pdf
Available via license: CC BY-NC-ND 4.0
Content may be subject to copyright.
A preview of the PDF is not available
... The baseband processor blocks can be separated into two different subsets: those that provide 802.11a full compliance and those that enhance the transceiver performance supporting the RF combining concept presented in Section 2. The former is a standard 802.11a baseband processor developed by IHP Electronics [6] while the latter are some newly created MIMAX modules by GTAS group at University of Cantabria [7]. In fact, as the final objective is to emulate the RF antenna combining scheme, the emulator uses only essential parts of that baseband processor. ...
Experimental evaluation of an RF-MIMO transceiver for 802.11a WLAN
Conference Paper
Full-text available
  • Jul 2010
In this paper we evaluate the real-time performance of a MIMO-enhanced 802.11a transceiver based on analog combining techniques. The aim of this transceiver design is to achieve higher performance than conventional 802.11a systems while keeping costs and power consumption similar. Also, the demonstrator used to carry out this evaluation is presented, as well as its implementation over a dual band MIMO testbed. Moreover, a series of experiments conducted on nomadic indoor scenarios have led us to results that corroborate the expected analog combining benefits.
View
... Our work in the GALS area is connected to a project that aimed to develop a single-chip WLAN modem compliant to the IEEE 802.11a standard [14]. First, we have implemented the baseband processor for the WLAN modem as a standard synchronous design, as reported by Krstić et al. [15,16] and Grass et al. [17]. It has a complexity of around 700 k gates and uses the clock gating as a power reduction technique. ...
System integration by request-driven GALS design
Article
  • Oct 2006
A novel request-driven globally asynchronous locally synchronous (GALS) technique for the system integration of complex digital blocks is proposed. For this new GALS technique, an asynchronous wrapper compliant is developed and evaluated. This proposed GALS technique is applied to a baseband processor compatible with the wireless LAN standard IEEE 802.11a. The developed GALS baseband processor chip is fabricated and measured. Besides improvements of the system integration process, a 5dB reduction in electromagnetic interference, 30 reduction in instantaneous supply current variation, and similar dynamic power consumption as in the synchronous baseband processor is achieved.
View
A Novel Medium Access Control Protocol for Real-Time Wireless Communications in Industrial Automation
Article
Full-text available
  • Nov 2017
In this paper, a novel Medium Access Control (MAC) protocol for industrial Wireless Local Area Networks (WLANs) is proposed and studied. The main challenge in indus-try automation systems is the ultra-low network latency with a target upper bound in the order of 1 ms while maintaining high network reliability and availability. The nov-elty of the proposed wireless MAC protocol resides in its similar latency performance as its counterpart in wired industrial LAN. First, the functional design of the MAC protocol is introduced. Then its performance results gained from hardware implemen-tation (SystemC and VHDL) on an FPGA platform are presented. Finally, a real-time communication module which achieves the ultra-low latency required in industrial automation is described.
View
Multi-clock pipelined design of an IEEE 802.11a physical layer transmitter
Article
  • Apr 2006
Among different wireless LAN technologies 802.11a has recently become popular due to its high throughput, large system capacity, and relatively long range. In this paper, we propose a reconfigurable architecture for the 802.11a physical layer transmitter, which has low latency and low power consumption due to its pipelined structure. Data from the MAC layer can continuously flow through the pipeline without excessive buffering and handshaking within the physical layer. Dynamically reconfiguring this architecture to work at any data rate supported by 802.11a (eight different modes) can be performed within a few cycles, simply by adjusting the period of two clock signals and changing the value of a 3-bit control signal. Our architecture, prototyped on a Xilinx Virtex-II Pro FPGA, occupies the area of 2059 slices and is estimated to consume 500 mW. These figures can be improved substantially in custom ASIC implementations.
View
Design of Unified Scrambler for IEEE 802.11a and 802.16a
Chapter
  • Jan 2011
IEEE 802.11a and 802.16a PHY specifications are used in WiFi and WiMAX technologies and are based on OFDM (Orthogonal Frequency Division Multiplexing) technology. The PHY layers contains scrambler block with different hardware parameters for both the technologies. In this paper we developed a scrambler design compatible to both PHY specifications. This design saves hardware and proposes a way to unify the OFDM hardware blocks in similar manner, finally which can be a part of unified physical layer controlled by SDR (Software Defined Radio) combining both the technologies. KeywordsIEEE 802.11a–IEEE 802.16a–OFDM–SDR
View
GALS for Bursty Data Transfer based on Clock Coupling
Article
Full-text available
  • Aug 2009
  • Electron Notes Theor Comput Sci
In this paper we introduce a novel burst-mode GALS technique. The goal of this technique is improving the performance of the GALS approach for systems with predominantly bursty data transfer. This new technique has been used to implement a GALS-based version of a hardware accelerator of a 60 GHz OFDM baseband processor. The simulation results show a significant performance improvement in comparison with a classical implementation of GALS using pausible clocking.
View
Multi-clock pipeline structure for 802.11a WLAN transceiver
Conference Paper
  • May 2008
The IEEE 802.11a standard is an attractive choice for wireless local-area networking (WLAN) because its 5 GHz band is less crowded than the alternative 2.4 GHz band. This work describes a hardware architecture for the digital part of the 802.11a physical layer. Our design features a multi-clock pipeline structure that allows for non-stop data flow. This leads to high throughput, low dynamic power consumption, and low overhead of switching between different data rates.
View
Optimized low-power synchronizer design for the IEEE 802.11a standard
Conference Paper
Full-text available
  • May 2003
  • Acoust Speech Signal Process
The authors propose a low-power synchronizer design for the IEEE 802.11a standard capable to estimate frequency offsets in the range ±468 kHz (80 ppm @ 5.8 GHz) with very simple and effective frame detection and timing synchronization. The core area of the design after layout is 13 mm<sup>2</sup>, including the CORDIC and FFT processors, with a total estimated power consumption of 140 mW.
View
On the single-chip implementation of a Hiperlan/2 and IEEE 802.11a capable modem
Article
Full-text available
  • Jan 2002
Broadband wireless communication is the key technology to a new generation of products in the consumer market. The emerging standards for the 5 GHz band will form the basis for many applications requiring a high communication bandwidth. Low cost and low power dissipation will be a prerequisite for most mobile applications. One way to realize low-cost systems is to reduce the system complexity and deploy highly integrated components. The work presented in this article discusses aspects of implementing a complete Hiperlan/2 and IEEE 802.11a compliant modem, including the physical layer as well as the data link control layer, into a single chip
View
View
CD3-OFDM: A novel demodulation scheme for fixed and mobile receivers
Article
  • Oct 1996
This paper describes a novel channel estimation scheme identified as coded decision directed demodulation (CD3) for coherent demodulation of orthogonal frequency division multiplex (OFDM) signals making use of any constellation format [e.g., quaternary phase shift keying (QPSK), 16-quadrature amplitude modulation (QAM), 64-QAM]. The structure of the CD3-OFDM demodulator is described, based on a new channel estimation loop exploiting the error correction capability of a forward error correction (FEC) decoder and frequency and time domain filtering to mitigate the effects of noise and residual errors. In contrast to the conventional coherent OFDM demodulation schemes, CD3-OFDM does not require the transmission of a comb of pilot tones for channel estimation and equalization, therefore yielding a significant improvement in spectrum efficiency (typically between 5-15%). The performance of the system with QPSK modulation is analyzed by computer simulations, on additive white Gaussian noise (AWGN) and frequency selective channels, under static and mobile reception conditions. For convolutional coding rate 1/2, the results indicate that CD3-OFDM allows one to achieve a very fast adaptation to the channel characteristics in a mobile environment (maximum tolerable Doppler shift of about 80 Hz for an OFDM symbol duration of 1 ms, as differential demodulation) and an E<sub>b </sub>/N<sub>0</sub> performance similar to coherent demodulation (e.g., E<sub>b</sub>/N<sub>0</sub>=4.3 dB at bit-error rate (BER)=2·10 <sup>-4</sup> on the AWGN channel). Therefore, CD3-OFDM can be suitable for digital sound and television broadcasting services over selective radio channels, addressed to fixed and vehicular receivers
View
Vlsi implementation of IEEE 802.11a physical layer
  • Jan 2001
  • 28-29
  • L Schwoerer
  • H Wirz
L. Schwoerer and H. Wirz, " Vlsi implementation of IEEE 802.11a physical layer, " in Proc. 6th Int'l. OFDM Workshop, Hamburg, Germany, 2001, pp. 28.1 – 28.4.
Available: http://www.synopsys.com/products
  • Synopsys Inc
Synopsys Inc. [Online]. Available: http://www.synopsys.com/products/power/ primepower ds.pdf