ArticlePublisher preview available

Design and simulation of reversible one-bit full adders using QCA technology

Authors:
Melika Amiri
Melika Amiri
Melika Amiri
  • This person is not on ResearchGate, or hasn't claimed this research yet.
Massoud Dousti at Islamic Azad University Science and Research Branch
Massoud Dousti
  • Islamic Azad University Science and Research Branch
Majid Mohammadi
Majid Mohammadi
Majid Mohammadi
  • This person is not on ResearchGate, or hasn't claimed this research yet.
Read publisher preview
Download citation
To read the full-text of this research, you can request a copy directly from the authors.

Abstract and Figures

Quantum-dot cellular automata (QCA) is a promising technology for next-generation computers due to its unique features, such as very high speed, operating frequency up to terahertz, small size, power efficiency, and solving manufacture and design problems in nanoscale by exploiting quantum effects. In this study, a new reversible gate, called AG, is proposed with superior performance compared to similar gates in terms of quantum cost and delay. The proposed design can be used to implement basic logic functions. Moreover, this study presents a reversible full adder gate, which is designed and simulated based on QCA cells. The design of the proposed circuit is reversible at the logic level, and it is simulated in QCA technology using QCADesigner 2.0.3. Finally, the proposed design is compared with previous designs. The results show a significant improvement compared to other reversible circuits implemented using QCA cells. In the proposed reversible one-bit full adder gate, the cell count, occupied area, and delay are improved by 72%, 67%, and 48%, respectively.
Figures - available from: Optical and Quantum Electronics
This content is subject to copyright. Terms and conditions apply.
A preview of this full-text is provided by Springer Nature.
Learn more
Content available from Optical and Quantum Electronics
This content is subject to copyright. Terms and conditions apply.
Vol.:(0123456789)
Optical and Quantum Electronics (2023) 55:979
https://doi.org/10.1007/s11082-023-05210-z
1 3
Design andsimulation ofreversible one‑bit full adders using
QCA technology
MelikaAmiri1· MassoudDousti1· MajidMohammadi2
Received: 24 April 2023 / Accepted: 20 July 2023 / Published online: 9 September 2023
© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023
Abstract
Quantum-dot cellular automata (QCA) is a promising technology for next-generation
computers due to its unique features, such as very high speed, operating frequency up to
terahertz, small size, power efficiency, and solving manufacture and design problems in
nanoscale by exploiting quantum effects. In this study, a new reversible gate, called AG, is
proposed with superior performance compared to similar gates in terms of quantum cost
and delay. The proposed design can be used to implement basic logic functions. Moreo-
ver, this study presents a reversible full adder gate, which is designed and simulated based
on QCA cells. The design of the proposed circuit is reversible at the logic level, and it is
simulated in QCA technology using QCADesigner 2.0.3. Finally, the proposed design is
compared with previous designs. The results show a significant improvement compared to
other reversible circuits implemented using QCA cells. In the proposed reversible one-bit
full adder gate, the cell count, occupied area, and delay are improved by 72%, 67%, and
48%, respectively.
Keywords Reversible gates· AG gate· Full adder gate· QCA· Cost· Delay
1 Introduction
In conventional computers, the deleted data are not necessarily retrieved because the
basis of calculation in these systems is irreversible. In such systems, according to Lan-
dauer, the removal of each bit wastes energy by KTIn2, where K is the Boltzman constant
(Taur 2002). Bennet showed that in reversible computing, energy is not lost. In a revers-
ible circuit, the direction of computation can be reversed (Navidi etal. 2021). Accordingly,
* Massoud Dousti
m_dousti@srbiau.ac.ir
Melika Amiri
melika.amiri@srbiau.ac.ir
Majid Mohammadi
mohammadi@uk.ac.ir
1 Department ofElectrical andComputer Engineering, Science andResearch Branch, Islamic Azad
University, Tehran, Iran
2 Computer Engineering Department, Shahid Bahonar University ofKerman, Kerman, Iran
Content courtesy of Springer Nature, terms of use apply. Rights reserved.
ResearchGate has not been able to resolve any citations for this publication.
Novel Quantum-Dot Cellular Automata-Based Gate Designs for Efficient Reversible Computing
Article
Full-text available
  • Jan 2023
Reversible logic enables ultra-low power circuit design and quantum computation. Quantum dot Cellular Automata (QCA) is the most promising technology considered to implement reversible circuits, mainly due to the correspondence between features of reversible and QCA circuits. This work aims to push forward the state-of-the-art of the QCA-based reversible circuits implementation by proposing a novel QCA design of a reversible full adder\full subtractor (FA\FS). At first, we consider an efficient XOR-gate, and based on this, new QCA circuit layouts of Feynman, Toffoli, Peres, PQR, TR, RUG, URG, RQCA, and RQG are proposed. The efficient XOR gate significantly reduces the required clock phases and circuit area. As a result, all the proposed reversible circuits are efficient regarding cell count, delay, and circuit area. Finally, based on the presented reversible gates, a novel QCA design of a reversible full adder\full subtractor (FA\FS) is proposed. Compared to the state-of-the-art circuits, the proposed QCA design of FA\FS reversible circuit achieved up to 57% area savings, with 46% and 29% reduction in cell number and delay, respectively.
View
Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology
Article
Full-text available
  • Dec 2021
  • OPT QUANT ELECTRON
Quantum-dot cellular automata (QCA), due to its unique characteristics like low power consumption, nanoscale design, and high computing speed is considered as an emerging technology, and it can be used as an alternative for CMOS technology in circuit design for quantum computers in the near future. XOR gate has many applications in the design of digital circuits in QCA. In this paper, an efficient novel structure of XOR gate is proposed in QCA. Also, a novel 1-bit comparator circuit, 1-bit full adder, binary to gray and gray to binary convertor code based on the proposed XOR is designed and simulated using QCADesigner 2.0.3. The simulation results demonstrated that the proposed structures provide improvements compared to previous works in terms of QCA cells count, area, and circuit cost.
View
A full adder structure with a unique XNOR gate based on Coulomb interaction in QCA nanotechnology
Article
Full-text available
  • Aug 2021
  • OPT QUANT ELECTRON
Quantum-dot cellular automata (QCA) is a new and considerable technology for implementing nanoscale electronic circuits. QCA technology is considerable in terms of high speed, area and low power consumption compared to CMOS technology and can significantly improve the design of various logic circuits. The XOR/XNOR gate is one of the basic components in a full adder circuit, and improving its performance can lead to an improved full adder. To this end, the purpose of this paper is to provide a new and efficient design for the XNOR circuit based on QCA technology in order to realize the implementation of the new full adder structure. In order to evaluate the efficiency of designed structures, their operation has been studied by QCADesigner software. The simulation results show the superiority of the proposed full adder structure in terms of cell reduction about 5 %, 33 % in latency (clock zones) and 25 % in area reduction compared to the previous structure.
View
Optimization of the area efficiency and robustness of a QCA-based reversible full adder
Article
Full-text available
  • Dec 2019
  • J Comput Electron
Recently, quantum dot cellular automata (QCAs) have evolved as the most promising candidate to overcome the fundamental nanoscale limitations of present complementary metal–oxide–semiconductor (CMOS) technology. Owing to their quasiadiabatic switching, QCAs have huge potential for the design of THz-frequency logic circuits and ultralow-power digital circuits with extremely high device density. The aim of the work presented herein is to maximize the benefits of a QCA-based circuit design by deploying reversible computing logic. A highly efficient reversible QCA-based full adder is proposed by using a three-input and five-input majority gate architecture. The proposed design demonstrates significant improvements in circuit complexity, area efficiency, and quantum cost while retaining performance in terms of latency and area usage. Coplanar crossovers are properly realized using 180° clock zones. The performance of the proposed design surpasses that of recent literature designs, with a 25% reduction in the circuit complexity, a 28% saving in the total area, a 24.57% decrease in the cell area, and an approximately 1/4 reduction in the quantum cost. To verify the feasibility of the proposed design, its thermal robustness is analyzed and hazard analysis is also performed. The proposed full adder is further employed to realize reversible ripple-carry adders (RCAs) of variable size. The proposed RCAs also show significant improvements in terms of the mentioned performance parameters.
View
An Efficient Design of Multiplier for Using in Nano-Scale IoT Systems Using Atomic Silicon
Article
  • Apr 2023
Because of recent technological developments, such as Internet of Things (IoT) devices, power consumption has become a major issue. Atomic silicon quantum dot (ASiQD) is one of the most impressive technologies for developing low-power processing circuits, which are critical for efficient transmission and power management in micro IoT devices. On the other hand, multipliers are essential computational circuits used in a wide range of digital circuits. Therefore, the multiplier design with a low occupied area and low energy consumption is the most critical expected goal in designing any micro IoT circuits. This paper introduces a low-power atomic silicon-based multiplier circuit for effective power management in the micro IoT. Based on this design, a 4×4-bit multiplier array with low power consumption and size is presented. The suggested circuit is also designed and validated using the SiQAD simulation tool. The proposed ASiQD-based circuit significantly reduces energy consumption and area consumed in the micro IoT compared to most recent designs.
View
View
A creative concept for designing and simulating quaternary logic gates in quantum-dot cellular automata量子点细胞自动机中四值逻辑门的设计与模拟新概念
Article
  • Nov 2021
New technologies such as quantum-dot cellular automata (QCA) have been showing some remarkable characteristics that standard complementary-metal-oxide semiconductor (CMOS) in deep sub-micron cannot afford. Modeling systems and designing multiple-valued logic gates with QCA have advantages that facilitate the design of complicated logic circuits. In this paper, we propose a novel creative concept for quaternary QCA (QQCA). The concept has been set in QCASim, the new simulator developed by our team exclusively for QCAs’ quaternary mode. Proposed basic quaternary logic gates such as MIN, MAX, and different types of inverters (SQI, PQI, NQI, and IQI) have been designed and verified by QCASim. This study will exemplify how fast and accurately QCASim works by its handy set of CAD tools. A 1×4 decoder is presented using our proposed main gates. Preference points such as the minimum delay, area, and complexity have been achieved in this work. QQCA main logic gates are compared with quaternary gates based on carbon nanotube field-effect transistor (CNFET). The results show that the proposed design is more efficient in terms of latency and energy consumption.
View
Utilizing charge reconfigurations of quantum-dot cells in building blocks to design nanoelectronic adder circuits
Article
  • Sep 2020
  • COMPUT ELECTR ENG
In the quantum-dot cellular automata (QCA) nanotechnology, the cell-based building block can be designed by utilizing the charge reconfiguration of quantum-dot cells in order to achieve the desired function with optimal implementation. In this paper, new advanced nanostructures based on quantum-dot cells are introduced to three-input XOR gate and two-to-one multiplexer, which can be considered in addition to the conventional majority voter as basic building blocks used in implementing well-optimized QCA circuits. Consequently, these blocks are used in this paper to implement new single-layer QCA full-adders and four-bit adders as motivational applications. Moreover, an innovative design approach of full-adder is proposed to avoid the presence of inputs surrounded by QCA cells and to prevent the use of crossovers when building multi-bit adders. The proposed QCA layouts are simulated and evaluated as results indicate that proposed designs are superior to the previous designs in the literature.
View
4-Bit serial shift register with reset ability and 4-bit LFSR in QCA technology using minimum number of cells and delay
Article
  • Sep 2019
  • COMPUT ELECTR ENG
Quantum-dot cellular automata (QCA) nanotechnology is one of the proposed technologies for replacing CMOS technology. Shift registers are one of the important areas in the design of digital circuits and memory structures. Given the importance of shift registers, in this paper, new structures have been proposed for shift registers in QCA nanotechnology. At first, proposed D-latch is presented to be used in the main block of shift registers, which has only 18 cells, a delay of 0.5 cycles and less area than previous designs. Subsequently, a 4-bit series register will be presented using the proposed D-latch, which is at least 30% lower than the previous ones in terms of cell numbers and area. In addition, a reset pin is needed in shift registers which are used in microprocessors. Most of the previous designs did not have the reset pins and therefore a new version of 4-bit shift register which has the reset pin will be presented in this paper. New and former designs have been expanded from 2 bits to 8 bits, and parameters variations are presented in the table and diagrams. The proposed new designs have interesting features in terms of stability, number of cells and occupied area, compared to previous designs that do not have the reset capability. In addition, the proposed shift register is used to design an optimized LFSR circuit in QCA nanotechnology with only 157 cells and 0.2 µm² area.
View
Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata
Article
  • Dec 2018
  • PHYSICA B
Complementary Metal Oxide Semiconductor (CMOS) technology uses voltage levels for binary computation, whereas Quantum Dot-Cellular Automata (QCA) uses free electron location in the QCA cell for logic evaluation. This technology suggests very low power consumption, high speed and very dense structure for performing any logical circuit. Reversible logic is best mechanism with low power and high speed in circuit designing. Reversible gates have N input and N output lines that input lines mapped with output lines one by one. In this paper, a novel design of Reversible Full adder/subtractor with minimum number of cells has been proposed. QCADesigner software has been used to simulate the proposed design.
View