ArticlePublisher preview available

A Common-Gate Current-Reuse UWB LNA for Wireless Applications in 90 nm CMOS

Authors:
To read the full-text of this research, you can request a copy directly from the authors.

Abstract and Figures

In this paper, a CMOS low noise amplifier (LNA) for ultra-wideband (UWB) wireless applications is presented. The proposed CMOS LNA is designed using common-gate (CG) topology at the first stage to achieve ultra wideband input matching. The common-gate has been cascaded with common-source (CS) current-reused configuration to enhance the gain and noise figure (NF) performance of the LNA with low power consumption. In order to ensure maximum power flow from CG input stage to gm boosted CS current-reused stage, parallel-series LC matching has been used. The output-matching network is used to improve the output reflection coefficient. The LNA is designed using standard 90 nm CMOS process for 3.1–10.6 GHz UWB. It exhibits a power-gain (S21) of 19.2–20.8 dB, an NF of 2.3–3.7 dB, a reverse-isolation (S12) of less − 53.8 dB and an S22 of less than − 6 dB for the entire UWB frequency range. The proposed LNA has an input reflection coefficient (S11) of less than − 10.6 dB for 3.1–10.6 GHz. It achieves input 1-dB compression point (P1dB) of − 17 dBm at 6 GHz and input third-order intercept point (IIP3) of − 8 dBm, while it consumes only 5.05 mW of power from a Vdd supply of 0.7 V.
This content is subject to copyright. Terms and conditions apply.
Vol.:(0123456789)
Wireless Personal Communications (2021) 119:1405–1423
https://doi.org/10.1007/s11277-021-08287-5
1 3
A Common‑Gate Current‑Reuse UWB LNA forWireless
Applications in90nm CMOS
VikramSingh1,3 · SandeepKumarArya1· ManojKumar2
Accepted: 11 February 2021 / Published online: 24 February 2021
© The Author(s), under exclusive licence to Springer Science+Business Media, LLC part of Springer Nature 2021
Abstract
In this paper, a CMOS low noise amplifier (LNA) for ultra-wideband (UWB) wireless
applications is presented. The proposed CMOS LNA is designed using common-gate (CG)
topology at the first stage to achieve ultra wideband input matching. The common-gate
has been cascaded with common-source (CS) current-reused configuration to enhance the
gain and noise figure (NF) performance of the LNA with low power consumption. In order
to ensure maximum power flow from CG input stage to gm boosted CS current-reused
stage, parallel-series LC matching has been used. The output-matching network is used
to improve the output reflection coefficient. The LNA is designed using standard 90nm
CMOS process for 3.1–10.6GHz UWB. It exhibits a power-gain (S21) of 19.2–20.8dB, an
NF of 2.3–3.7dB, a reverse-isolation (S12) of less − 53.8dB and an S22 of less than − 6dB
for the entire UWB frequency range. The proposed LNA has an input reflection coefficient
(S11) of less than − 10.6dB for 3.1–10.6GHz. It achieves input 1-dB compression point
(P1dB) of − 17dBm at 6GHz and input third-order intercept point (IIP3) of − 8dBm,
while it consumes only 5.05mW of power from a Vdd supply of 0.7V.
Keywords Common-gate· Current-reuse· Input-matching· Low noise amplifier· UWB·
Wireless communication
1 Introduction
The continuously emerging new applications of wireless communication devices lead to
the development of communication systems with low power consumption, high data rate
and wider bandwidth. Simultaneously in 2002, Federal Communications Commission
(FCC) [1] releases 3.1–10.6GHz frequency spectrum for unlicensed operations and attract
researchers and engineers to design communication devices for UWB frequency. In last
* Vikram Singh
vikram.singh@smvdu.ac.in
1 Department ofElectronics andCommunication Engineering, Guru Jambheshwar University
ofScience & Technology, Hisar, Haryana, India
2 University School ofInformation, Guru Gobind Singh Indraprastha University, Communication &
Technology, NewDelhi, India
3 Shri Mata Vaishno Devi University, Katra,JammuandKashmir, India
Content courtesy of Springer Nature, terms of use apply. Rights reserved.
... The suggested LNA offers wideband input matching using a common gate (CG) input stage and wideband gain response was made feasible by inserting peaking inductors at each stage's drain terminals. Cadence Spectre-RF is used to design and simulate CG current-reused UWB LNA using a 90 nm CMOS technology [18]. A common gate input stage, a cascoded common-source current-reused stage, and an output matching circuit make up the proposed LNA design. ...
Article
Full-text available
This paper presents the design of a low-noise amplifier (LNA) with a bypass mode for the n77/79 bands in 5G New Radio (NR). The proposed LNA integrates internal matching networks for both input and output, combining two LNAs for the n77 and n79 bands into a single chip. Additionally, a bypass mode is integrated to accommodate the flexible operation of the receiving system in response to varying input signal levels. For each frequency band, we designed a low-noise amplifier for the n77 band to expand the bandwidth to 900 MHz (3.3 GHz to 4.2 GHz) using resistive–capacitance (RC) feedback and series inductive-peaking techniques. For the n79 band, only the RC feedback technique was employed to optimize the performance of the LNA for its 600 MHz bandwidth (4.4 GHz to 5.0 GHz). Because wideband techniques can lead to a trade-off between gain and noise, causing potential degradation in noise performance, appropriate bandwidth design becomes crucial. The designed n77 band low-noise amplifier achieved a simulated gain of 22.6 dB and a noise figure of 1.7 dB. Similarly, the n79 band exhibited a gain of 21.1 dB and a noise figure of 1.5 dB with a current consumption of 10 mA at a 1.2 supply voltage. The bypass mode was designed with S21 of −3.7 dB and −5.0 dB for n77 and n79, respectively.
Article
Full-text available
In this paper, an ultra-wide band (UWB) low noise amplifier (LNA) is implemented by using 90nm RF CMOS technology. The designed LNA achieves high flat band gain (S21) and low noise figure (NF) in the frequency of interest. The proposed LNA operates in the frequency range of 3GHz to 8GHz. In this work, wide band matching is achieved by designing common gate configuration at the input stage. The current reuse and noise cancellation techniques are introduced to improve flat band gain and minimize both noise figure and power consumption. The noise figure is improved by cancelling dominant noise sources with additional hardware. The proposed LNA attains flat band gain of 26.5dB and input matching less than -12dB for entire UWB band. This work achieves noise figure of 2.1dB to 2.59dB in frequency band of interest. Additionally, power consumption of the circuit is 20mW at 1.8V supply voltage.
Article
Full-text available
A low power, low noise amplifier (LNA) for 3.1–10.6 GHz ultra-wideband (UWB) wireless applications is reported in this paper. The proposed LNA is designed using common source (CS) current-reused architecture. Flat and high power gain (S21) with constant noise figure (NF) is achieved using series inductive peaking between CS primary stage and the current reused second stage. Input–output matching networks have been used to achieve acceptable values of input reflection coefficient (S11) and output reflection coefficient (S22) for the complete UWB frequency range. The use of inductive peaking with current reused architecture enhances the overall performance of proposed ultra-wideband LNA. The LNA is analyzed and designed using 32 nm CMOS process. It has a constant NF of 2.7 dB, a high and flat S21 of 23.8 ± 0.7 dB with high reverse isolation (S12) of < − 37.3 dB. The proposed LNA provides acceptable results for S11 and S22 parameters with values less than − 7.5 and − 11.0 dB respectively, for the UWB frequency range of 3.1–10.6 GHz. The proposed LNA provides 1-dB compression point (P1dB) of − 20 dBm and third order intercept point (IIP3) of − 10 dBm. The power consumed by the reported LNA is only 8.05 mW for a 0.7 V power supply.
Article
Full-text available
In this work, we present a self cascode based ultra-wide band (UWB) low noise amplifier (LNA) with improved bandwidth and gain for 3.1–10.6 GHz wireless applications. The self cascode (SC) or split-length compensation technique is employed to improve the bandwidth and gain of the proposed LNA. The improvement in the bandwidth of SC based structure is around 1.22 GHz as compared to simple one. The significant enhancement in the characteristics of the introduced circuit is found without extra passive components. The SC based CS–CG structure in the proposed LNA uses the same DC current for operating first stage transistors. In the designed UWB LNA, a common source (CS) stage is used in the second stage to enhance the overall gain in the high frequency regime. With a standard 90 nm CMOS technology, the presented UWB LNA results in a gain \(\hbox {S}_{21}\) of \(20.10 \pm 1.65\,\hbox {dB}\) across the 3.1–10.6 GHz frequency range, and dissipating 11.52 mW power from a 1 V supply voltage. However, input reflection, \(\hbox {S}_{11}\), lies below \(-\,10\) dB from 4.9–9.1 GHz frequency. Moreover, the output reflection (\(\hbox {S}_{22}\)) and reverse isolation (\(\hbox {S}_{12}\)), is below \(-\,10\) and \(-\,48\) dB, respectively for the ultra-wide band region. Apart from this, the minimum noise figure (\(\hbox {NF}_{min}\)) value of the proposed UWB LNA exists in the range of 2.1–3 dB for 3.1–10.6 GHz frequency range with a a small variation of \(\pm \,0.45\,\hbox {dB}\) in its \(\hbox {NF}_{min}\) characteristics. Linearity of the designed LNA is analysed in terms of third order input intercept point (IIP3) whose value is \(-\,4.22\) dBm, when a two tone signal is applied at 6 GHz with a spacing of 10 MHz. The other important benefits of the proposed circuit are its group-delay variation and gain variation of \(\pm \,115\,\hbox {ps}\) and \(\pm \,1.65\,\hbox {dB}\), respectively.
Article
Full-text available
In this paper, we present a 0.9 V, 4.57 mW UWB LNA with improved gain and low power consumption for 3.1–10.6 GHz ultra-wide band applications. In its input stage, a common gate amplifier is used to achieve approximately \(50\,\Omega\) input resistance across the entire band, instead of using a common source stage. However, the current reused technique is used to save power consumption by using the same DC current path for both transistors in the designed circuit instead of utilizing two stage cascade configuration. The output matching is achieved by tuning the total parasitic capacitance with the inductor \(\hbox {L}_{d1}\) at the output node. In its inter stage, inter stage matching technique is used to make the flat gain response and to extend the bandwidth, simultaneously. From simulation results, the designed LNA shows an average power gain \(\hbox {S}_{21}\) of 15.8 dB with the gain variation of \(\pm 0.97 \hbox { dB}\), an input return loss \(\hbox {S}_{11}\) of −30 to −10 dB, a high reverse isolation \(\hbox {S}_{12}\) of −59 to −43 dB, output return loss \(\hbox {S}_{22}\) of −16 to −10 dB, and a small group-delay variation of \(\pm 34\) ps across the entire band. It also shows minimum achievable noise figure below 3.2 dB, and a power consumption of 4.57 mW from a supply voltage of 0.9 V. When a two tone test is performed at 8 GHz with 10 MHz spacing, the linearity of the designed LNA such as 1-dB compression point and third order input intercept point are −22.5 and −9 dBm, respectively.
Article
In this paper, an ultra-wideband (UWB) low-noise amplifier (LNA) with low noise-figure (NF) and high power gain (S21) using 0.18-um CMOS technology is presented, which operates from 3GHz up to 12GHz. In the proposed amplifier, a combination of noise-canceling and current-reused technique is used to reduce noise and power consumption, while the gain and the linearity will be improved. The dominant noise source is canceled by the noise-canceling technique. In addition, good input impedance matching is achieved with using both the inductive source degeneration and resistive feedback techniques. The proposed LNA achieves high and flat S21 of 19.24-20.24dB and S11 less than -10dB for frequencies 3-12GHz. Additionally, flat NF of 1.72-1.99dB is achieved for the frequency range of 3-12GHz. Furthermore, the IIP3 is -5.5dBm, power consumptions at 1.8-V supply voltage is 23.23mW and the core layout size is 857.06μm×770.72μm.
Article
This paper presents a high gain, low-power common-gate ultra-wideband low-noise amplifier employing a simple configuration for wideband input matching. In our design, a series resistance-inductance network at the source combines with the parasitic capacitance of a transistor to form a parallel RLC input matching configuration in the common-gate input stage. Because of the additional resistance, this matching configuration partially alleviates the restriction of transconductance of the input transistor and also provides wideband matching. The low-noise amplifier was fabricated using the TSMC 0.18 m technology with an average noise figure of 3.75 dB, a power gain of 18.68 dB with a ripple of 0.8 dB, an input return loss less than dB from 3 to 7.6 GHz, and DC power consumption of 8.56 mW, including the output buffer with a 1.8 V supply voltage.
Article
This paper presents a two stage low noise amplifier (LNA) to achieve low power and high gain for 3.1–10.6 GHz ultra-wide band (UWB) applications. Its first stage yields exceptionally wideband input matching because of the input impedance of the common-gate (CG) input matching transistor. A source degenerated common source (CS) topology with the shunt peaking inductor is designed as the second stage to improve the overall gain response. Using a standard 90 nm CMOS process, the proposed LNA achieves a gain S21 approximately equal to 20 dB, while consuming only 4.33 mW power from a 0.6 V supply voltage. With the aid of source degenerated inductor, the simulation results show input return loss in the frequency range of 3.1–9.7 GHz, a noise figure (NF) less than 1.41 dB, and the minimum noise figure (NFmin) below 1.034 dB in the frequency range of 3.1–10.6 GHz. When a two tone test is performed with a frequency spacing of 2 MHz, the third order input intercept point (IIP3) of −22 dBm is achieved. The other advantages of the proposed LNA are its small group-delay variation and gain variation of ±28 ps and ±0.39 dB, respectively.
Article
A triple cascaded current-reuse CMOS low noise amplifier for 3.5 GHz WiMAX application is presented. Three common-source amplifiers are stacked and reuse the same current. This triple cascaded topology is able to enhance power gain but needs two coupling networks which costs enormous chip size. In order to have reasonable chip size, two coupling methods are investigated. For obtaining simultaneous input and noise matching, an additional capacitor is employed to adjust quality factor and reduce the gate induced current noise. The measurement results show a maximum power gain of 21.7 dB and minimum noise figure of 3.11 dB. The chip size is 1.05 mm 0.93 mm including all pads and the power consumption is 5.16 mW with a supply voltage of 1.5 V. A figure-of-merit of 49.7 is reached.
Article
A 2.4-GHz transconductance (gm)—boosted common gate (CG) low-noise amplifier (LNA) with a high 1-dB compression point (P1dB) is proposed. To overcome the constraint of conventional CG LNA for input-mismatching, RF filters consisting of band-stop and high-pass filter are used as a load and inter-stage matching components, respectively. Therefore, the g m can be freely increased for a high gain and low noise figure (NF) without decreasing input impedance. Moreover, the linearity is also enhanced because band-stop filter load can reduce 2nd harmonics. The fully integrated LNA implemented by 0.18-µm RF CMOS technology delivers an input P1dB of −1 dBm, a power gain of 14.8 dB and a NF of 3.7 dB. The LNA consumes 8.2 mA at a supply voltage of 1.8 V.