Article

Simplified power factor correction converter based on SEPIC topology

Authors:
To read the full-text of this research, you can request a copy directly from the author.

Abstract

In this paper, a simplified Power Factor Correction (PFC) converter based on Single-Ended Primary Inductor Converter (SEPIC) topology is proposed. In the proposed converter, a bridge diode at the input stage is deleted to reduce the conduction loss and improve the efficiency. Since the proposed converter operates under discontinuous conduction mode, the input current naturally follows the input voltage waveforms and provides high power factor without complex control. The presented theoretical analysis is verified by a prototype of 100 kHz and 150W. Also, the measured efficiency of the proposed converter has reached a value of 90.8% at the maximum output power.

No full-text available

Request Full-text Paper PDF

To read the full-text of this research,
you can request a copy directly from the author.

ResearchGate has not been able to resolve any citations for this publication.
Article
A very high power factor electronic ballast that uses a single switch in the power circuit is proposed in this paper for compact fluorescent lamps (CFLs). The proposed power circuit is designed by integrating a SEPIC power factor corrector with a novel single-switch current-fed resonant inverter. The advantage of this single-switch electronic ballast is that it greatly simplifies the gate-drive circuit design due to the elimination of isolation devices that are otherwise required in the conventional half-bridge totem pole configuration. This topology features a reduction of at least two switches in the power stage compared to conventional two-stage approach for high-power-factor electronic ballasts. In addition, the proposed circuit is also able to achieve close-to-unity power factor by operating the integrated SEPIC power factor corrector in discontinuous conduction mode. The conduction loss of the switch in the proposed circuit is also significantly reduced compared to the conventional class-E single-switch resonant inverter. Experimental results are provided to justify all the theoretical analysis and highlight the features of the proposed circuit on a 13-W CFL.
Article
A continuous-conduction-mode SEPIC converter with low reverse-recovery loss is proposed for power factor correction. The proposed SEPIC converter can reduce the reverse-recovery loss of the diodes and improve the power efficiency. By utilising a coupled inductor and an additional diode, zero-current turn-off of the output diode is achieved. The reverse-recovery current of the additional diode is reduced by the leakage inductor of the coupled inductor. The proposed SEPIC converter provides high power efficiency and high power factor compared to the conventional PFC circuits employing the SEPIC converter. An operation principle and a detailed analysis of the proposed converter are presented. Experimental results are discussed for a 300 W (330 V/0.9 A) prototype under the universal input voltage (90-265 V). It is shown that the efficiency of the SEPIC converter can be significantly improved