Conference PaperPDF Available

59–71GHz wideband MMIC balanced power amplifier in a 0.13um SiGe technology

Authors:

Abstract and Figures

This paper presents the performance of a wideband 0.13 μm BiCMOS SiGe power amplifier (PA) for millimeter wave (mmW) applications. The design and the measured results of a monolithic integrated low-voltage PA are reported. A balanced four-stage common emitter circuit topology was used to achieve greater than 17 dB of power gain from 59 GHz to 71 GHz. As a result, the amplifier delivers 18 dBm of maximum RF output power and 14.5 dBm output power at 1 dB compression. The circuit shows 7.8% of power added efficiency (PAE) from a 1.8 V supply voltage at 65 GHz. The power amplifier was fully integrated including matching elements and bias circuit. The matching networks use coplanar waveguide (CPW) lines and MIM capacitors for high integration purpose.
Content may be subject to copyright.
59-71GHz Wideband MMIC Balanced Power
Amplifier in a 0.13um SiGe Technology
Nejdat Demirel
#*1
, Eric Kerhervé
*2
, Robert Plana
3
, Denis Pache
#4
, Didier Belot
#5
#
STMicroelectronics, R&D, 38920 Crolles, France
1
nejdat.demirel@st.com,
4
denis.pache@st.com,
5
didier.belot@st.com
*
IMS, University of Bordeaux, 33405 Talence, France
2
eric.kerherve@ims-bordeaux.fr
LAAS, University of Toulouse, 31077 Toulouse, France
3
plana@laas.fr
Abstract— This paper presents the performance of a wideband
0.13µm BiCMOS SiGe power amplifier (PA) for millimeter wave
(mmW) applications. The design and the measured results of a
monolithic integrated low-voltage PA are reported. A balanced
four-stage common emitter circuit topology was used to achieve
greater than 17dB of power gain from 59 GHz to 71GHz. As a
result, the amplifier delivers 18dBm of maximum RF output
power and 14.5dBm output power at 1dB compression. The
circuit shows 7.8% of power added efficiency (PAE) from a 1.8V
supply voltage at 65 GHz. The power amplifier was fully
integrated including matching elements and bias circuit. The
matching networks use coplanar waveguide (CPW) lines and
MIM capacitors for high integration purpose.
I. INTRODUCTION
The new paradigms coming out for telecommunications are
referred to as “Internet of Things” which translates into new
issues for the wireless architectures. One solution deals with
the exploration of the mmW range where the data rate
capabilities are almost unlimited, the interference are
minimized. This motivates new applications as WLAN
(Wireless Local Area Network)/ WPAN (Wireless Personal
Area Network) applications at 60 GHz, automotive radars at
77 GHz or others applications above 100 GHz for short range
communication or imaging. In order to maintain a very low
cost solution and a strong demand of miniaturization, it is
foreseen to develop systems fully integrated on a silicon
substrate through a System On Chip (SOC) approach
integrating a receiver part and a transmitter part [1]-[2].
It has to be emphasized that most of these applications
could be portable and there is a strong issue concerning the
power efficiency of the fabricated system. In order to
accommodate with the battery technologies that feature low
driven voltage, it is important to assess wireless architecture
featuring high performance and low voltage. Traditional RF
circuits used in this frequency band are based on expensive
III-V semiconductor technologies. The choice of the
technology will have an impact on both, the architecture
performance and manufacturing cost of the equipment. It has
to be outlined that today the conventional architectures are
limited by many drawbacks: a low integration density, a high
cost and a relatively high driven voltage. These drawbacks
could be overcome by silicon based technologies and more
precisely by using the Silicon Germanium (SiGe)
Heterojunction Bipolar Technology (HBT) that has already
demonstrated impressive performances in terms of cut-off
frequency and maximum oscillation frequency. However,
there are still some issues to solve or to overcome with the
SiGe based technologies. The main issue deals with the
avalanche breakdown voltages (BVCEO and BVCBO) which
are further and further reduced. This will drastically impact
the architecture and the power capabilities of this technology
and there is a strong need to develop power amplifier
featuring high power, high efficiency with low supply voltage.
Nevertheless, the quality factor of the passive on silicon has
made significant progress due to the multiplication of metal
level and the use of appropriate design rules to get rid from
the eddy current and ohmic losses. It has to be outlined that
moving to higher frequency range will result in a reduced
dimension for the passive that will reduce the circuit
integration.
This paper describes a 59-71GHz four-stage SiGe
monolithic microwave integrated circuit (MMIC) power
amplifier (PA) operating at very low voltage (1.8V) which
features 8%-10% Power Added Efficiency (PAE), with 20dB
gain and 18dBm of maximum output power, making it
suitable for mmW WLAN applications. The topology selected
for the PA is described in Section II. Amplifier
characterization and experimental results are described in
Section III.
II. P
OWER AMPLIFIER IMPLEMENTATION
The differential PA is designed in a 0.13um SiGe BiCMOS
technology with cutoff frequencies fT/fmax= 230/280 GHz [3].
The process has six metal layers with four copper bottom
layers, two thick layers, and an aluminum layer as top metal.
The SiGe HBT breakdown voltages are BVCEO=1.6V and
BVCBO=5.5V. The design kit includes interconnect model of
CPW line up to 110GHz. The CPW transmission line
(
ε
eff=4.2, loss=0.5dB/mm) has 70 to 50 characteristic
impedance range from 6µm to 12µm widths. These
impedances are used in the design to reduce the coupling to
nearby lines and to minimize the coupling to the lossy 15 -
cm substrate.
978-2-87487-011-8 © 2009 EuMA 29 September
-
1 October 2009, Rome, Italy
Proceedings of the 39th European Microwave Conference
1852
The half-schematic of the amplifier is shown in Fig1. In
order to obtain a high gain, the PA consists of four common-
emitter stages. The common-emitter topology was preferred
for his simplicity and for stability problem reasons with
respect to other topologies. The first three stages are
optimized to achieve maximum gain. The output stage is
optimized to achieve the maximum output power. The output
transistors have been also driven near to their practical limits,
related to high-current effects and avalanche breakdown [4].
The use of class-AB operation for the output stage provides a
good trade-off between linearity and efficiency. A current
mirror biasing circuit has been used on each stage of the
balanced PA to provide an optimum condition for the power
device as function of temperature and output power.
Integrated input and output matching networks present 100
differential impedances at the input and the output. The
matching networks use MIM capacitors and coplanar
transmission lines (~100-200µm). The use of transmission
lines is preferred to obtain better value accuracy of the passive
elements. The disadvantage of transmission lines is their large
surface occupancy.
Fig. 2 Photography of the wideband power amplifier (total chip size:
1.06*1.06 mm²).
The input and output pads have been optimized to reduce
its value. The RF pads represent a capacity of approximately
15fF. Morever, between transmission lines and the other
components, interconnections (ico) lines (~5-25µm) have
been added to a parasitic representation of the design.
Parasitic capacitance and resistance have been extracted and
added to the design (parasitic not shown in the figure).
The risk of oscillations is elevated when using several
stages. A stability study is made separately on each stage. For
the millimeter-wave applications, the transistor has a very
high gain at low frequency which may cause low frequency
oscillations. The solution adopted to make the amplifier
unconditionally stable is to add a resistor in parallel with a
capacitor to introduce losses at the low frequencies.
Fig2 shows the wideband mmW PA photography. The chip,
including pads, consumes an area of 1.12mm². On-chip DC
bypass capacitors (15pF) are included for supply voltage in
each stage of the balanced amplifier.
III. M
EASUREMENTS
Fig. 3 Measured S-parameters (S11, S21, S12 and S22) of the power
amplifiers biased at Vcc=1.8V.
Fig. 1 Half-schematic of the wideband balanced PA including real element values.
1853
Differential designs need a more complex measurement
setup including a differential signal generation and external
baluns. In reference [5], it was found that adding 3dB (Pin and
Pout) to single-ended measurement gives the same results as a
fully differential measurement. All the measurements
presented in this paper have been done on 50 single-ended
impedance. The measurements were performed on wafer
using ground-signal-ground probes (GSG) with 100µm of
pitch.
A. Small-Signal Measurements
The S-parameters plotted in Fig3 were measured by using a
110 GHz network analyzer from Agilent Technologies. The
differential PA consumes a total quiescent current of 310 mA
for a DC power of 560 mW. The measured small-signal gain
is 20dB at 65GHz, and the 3dB bandwidth is 59 to 71GHz.
The S11 and S22 are below -10 dB from 58 to 81 GHz and
from 60 to 70 GHz, respectively. The output-to-input isolation
is better than 40dB over the bandwidth. Summary of the PA
small-signal results are presented in Table I.
TABLE I
S
UMMARY OF SMALL-SIGNAL MMW PA PERFORMANCES
Input-Matching BW (<-10dB) 58-81GHz
Output-Matching BW (<-10dB) 60-70GHz
Maximum Gain 20GHz
Small-Signal Gain > 17 dB
(3dB Bandwidth)
59-71GHz
Output-to-Input Isolation <-40dB
Quiescent Power Dissipation 560mW
B. Large-Signal Measurements
Fig. 4 Measured gain, output power and power added efficiency versus input
power (Vcc=1.8V) at 65GHz (solid) and 60GHz (dashed).
Measured output power, gain and PAE as function of input
power at 60 and 65GHz are plotted in Fig.4. This figure
includes 3dB power (Pin and Pout) which is possible in a
differential mode (the measurements were made in single
ended configuration). This measurement is done with a supply
voltage of 1.8V. The large-signal measurements show that the
circuit achieves a maximum output power of 18.8 dBm at
60GHz. A maximum of PAE of 9.8% is obtained at 60GHz,
while the maximum of PAE at 65GHz is 7.8%. The output
1dB gain compression point (P1dB) is 13.5 dBm at 60GHz
with 18dB of power gain, while P1dB at 65GHz is 14.5dBm
with 20dB of power gain. The variation of the large-signal
parameters versus supply voltage is measured at 65GHz and
shown in Fig.5. The maximum of PAE is 8.5% obtained from
a 1.7V supply voltage. The 1dB compression point is
15.4dBm and 21dB of power gain can be achieved from a
1.9V supply voltage. Summary of the PA large-signal results
are presented in Table II.
Fig. 5 Measured large-signal compression at 65GHz for a supply range of
1.6-1.9V.
Table III compares the performances of the presented
mmW PA with other power amplifiers designed in 0.13µm
SiGe technology above 60GHz. Promising results in high
frequency performance of SiGe technology may lead to the
development of low-cost transceivers in mmwaves.
TABLE II
A
MPLIFIER PERFORMANCE SUMMARY
Freq
Gain
(dB)
Psat
(dBm)
P1dB
(dBm)
Peak
PAE(%)
Vcc
(V)
60GHz 18.3 18.8 13.5 9.8 1.8
65GHz 20.5 18 14.5 7.8 1.8
65GHz 21 18.09 15.4 7 1.9
1854
IV. CONCLUSIONS
A wideband Si-based MMIC PA has been realized with
high integration using CPW distributed elements.
Measurement results at 65GHz indicate that SiGe transistors
in common-emitter configuration are able to generate
14.5dBm at their 1dB compression point and 18dBm at
saturation with 8% of peak PAE. The chip demonstrates high
level of mm-wave integration achievable in today’s
production silicon technology and feasibility of low-cost mm-
wave systems for sensor and radio applications.
A
CKNOWLEDGMENT
The authors acknowledge technical support for testing
provided by Magali De Matos and Victor Dupuy. Fabrication
and technology support was provided by Sébastien Pruvost
from STMicroelectronics. The authors thank Conseil Régional
d'Aquitaine for the support on the NANOCOM millimeter-
wave test bench.
R
EFERENCES
[1] B. A. Floyd and al, “SiGe bipolar transceiver circuits operating at 60
GHz,” IEEE JSSC, vol.40, no.1, p.156-167, Jan. 2005.
[2] Scott K. Reynolds and al, “A Silicon 60-GHz Receiver and Transmitter
Chipset for Broadband Communications,” IEEE JOURNAL OF
SOLID-STATE CIRCUITS, VOL. 41, NO. 12, DECEMBER 2006.
[3] P. Chevalier and al, “230-GHz self-aligned SiGeC HBT for optical and
millimeter-wave applications,” IEEE JSSC, vol.40, no.10, p.2025-2034,
Oct. 2005.
[4] Matthias Rickelt, Hans-Martin Rein, and Eduard Rose, “Influence of
Impact-Ionization-Induced Instabilities on the Maximum Usable
Output Voltage of Si-Bipolar Transistors,” IEEE TRANSACTIONS
ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001.
[5] U. R. Pfeiffer, S. K. Reynolds, and B. A. Floyd, “A 77 GHz SiGe
power amplifier for potential applications in automotive radar
systems,” in IEEE RFIC Symp. Dig. Papers, Jun. 2004, pp. 91–94.
[6] U. R. Pfeiffer, “A 20 dBm Fully-Integrated 60 GHz SiGe Power
Amplifier with Automatic Level Control,” in Proc. ESSCIRC, pp. 356-
359 Sept. 2006.
[7] Van-Hoang Do, Viswanathan Subramanian, Wilhelm Keusgen, and
Georg Boeck, “A 60 GHz SiGe-HBT Power Amplifier with 20 % PAE
at 15 dBm Output Power,” Microwave and Wireless Components
Letters, IEEE Volume 18, Issue 3, March 2008 Page(s):209 – 211.
[8] Ullrich R. Pfeiffer, David Goren, Brian A. Floyd and Scott K.
Reynolds, “SiGe Transformer Matched Power Amplifier for Operation
at Millimeter-Wave Frequencies,” Proceedings of ESSCIRC, Grenoble,
France, 2005.
[9] Ullrich R. Pfeiffer, and Alberto Valdes-Garcia, “Millimeter-Wave
Design Considerations for Power Amplifiers in an SiGe Process
Technology,” IEEE TRANSACTIONS ON MICROWAVE THEORY
AND TECHNIQUES, VOL. 54, NO. 1, JANUARY 2006.
[10] Abbas Komijani and Ali Hajimiri, “A Wideband 77-GHz, 17.5-dBm
Fully Integrated Power Amplifier in Silicon,” IEEE JOURNAL OF
SOLID-STATE CIRCUITS, VOL.41, NO.8, AUGUST 2006.
[11] S. T. Nicolson, K. H. K. Yau, S. Pruvost, V. Danelon, P. Chevalier, P.
Garcia, A. Chantre, B. Sautreuil, and S. P. Voinigescu “A Low-Voltage
SiGe BiCMOS 77-GHz Automotive Radar Chipset,” IEEE
TRANSACTIONS ON MICROWAVE THEORY AND
TECHNIQUES, VOL. 56, NO. 5, MAY 2008.
[12] H. Li, H. M. Rein, T. Suttorp, and J. Böck, “Fully integrated SiGe
VCOs with powerful output buffer for 77-GHz automotive radar
systems and applications around 100 GHz,” IEEE J. Solid-State
Circuits, vol. 39, no. 10, pp. 1650–1658, Oct. 2004.
TABLE III
C
OMPARISON OF MMWAVE POWER AMPLIFIERS IN 0.13µM SIGE TECHNOLOGY
Freq. Mode
P1dB
[dBm]
Psat
[dBm]
Peak PAE
[%]
Power Gain
[dB]
Supply
Voltage (V)
Pdc (mW) Ref.
60GHz Differential 13.5 18.8 9.8 18 .3 1.8 560 This work
65GHZ Differential 14.5 18 7.8 20.5 1.8 560 This work
60GHz Differential 13.1 20 12.7 18 4 240 [6]
61GHz Single 14.5 15.5 19.7 18.8 3.3 132 [7]
61.5GHz Differential 8.5 14 4.2 12 4 264 [8]
61.5GHz Differential 11.2 16.2 4.5 10.8 2.5 375 [9]
77GHz Single 14.5 17.5 12.8 17 1.8 297 [10]
77GHz Single 12 14.4 15.7 19 2.5/1.8 161 [11]
77GHz Differential 11.6 12.5 4.5 6.1 2.5 325 [5]
77GHz Differential - 18.5 5.4 - -5.5 - [12]
1855
... Our PA is still competitive with parallel PAs after performing load pull measurements. [126] and [65]. In [125], the mature 150nm GaAs-PHEMT technology is used for the PA design. ...
Article
Telecommunication industry claims for increasing data rate in wireless communication systems. The major demand of high data rate applications concerns a large panel of home multimedia exchanging data especially for the uncompressed HD data transfer. The 7GHz band around 60GHz is free of use and fulfils the short range gigabit communication requirements. CMOS technology is most appropriate since it drives a fast time to market with a low cost for high integration volume. However, the use of CMOS technology is challenging to satisfy loss and performance trade-off under power constraints. This thesis aims at designing power amplifiers operating at 60GHz with 65nm CMOS technology from STMicroelectronics. This approach is progressive because it is necessary to analyze and optimize the performance of passive and active components constituting the power amplifier using electromagnetic and microelectronics software. Finally, power amplifiers have been made. Their performances met specifications originally defined.
Conference Paper
A low noise-figure (NF) and Unity power gain 1–100 GHz ultra-wideband Low Noise π Network with excellent linearity is reported. An π-match input network, Capacitive feedback with series and shunt inductive peaking techniques are used to achieve wideband impedance matching with low noise figure as well as flat unity gain response. This technique exists unity voltage and current gain so that matching used as a follower. The LNA consumes power dissipation 1.586 mW, and group-delay (GD) variation less than 0.1f ps in the frequency range 1–100 GHz. Furthermore, the LNA achieves minimum NF of 0.4 dB for frequencies 1–100 GHz, one of the best NF results reported for frequencies 1–100 GHz. CMOS ultra-wideband Low Noise π Network. Low power consumption network is versatile demanded in modern technology, modern technology want such type of amplifier which gives low power consumption with less reflection, In this paper presented technique to reduce leakage power consumption with small value of reflection. Here design low power dissipation network using compensation and feedback technique
Article
A power amplifier (PA) supporting wideband code division multiple access, long-term evolution (LTE), and wireless local area network applications has been implemented in 0.18- μm SiGe BiCMOS technology. The PA integrates a tunable input matching network, a broadband output matching network, and adaptive bias circuits in a single chip to achieve high linearity and high power in different modulation schemes and operating bands. The three-stage PA adopts a differential-type configuration without using through-silicon-via technology to deliver 4 1.3-42 dB of gain and 28.2-28.6 dBm of 1-dB compression output power with a 20.8-27.6% power-added efficiency (PAE) at 1.85-2.5 GHz. To further validate the usefulness of the proposed PA, the envelope-tracking PA is designed to improve the PAE by 6.5% within the linearity specification of a 24.7-dBm average output power and a -33-dBc adjacent channel leakage ratio for 2.35-GHz 16 quadrature-amplitude-modulation time-division LTE signal with 20-MHz bandwidth.
Article
This paper describes a 60 GHz high gain power amplifiers (PA) designed in a 0.18-μm SiGe BiCMOS technology. It consists of four cascode stages with inter-stage matching implemented by the conductor-backed coplanar waveguide (CBCPW) structures and metal-insulator-metal (MIM) capacitors. A double-stub low Q input matching network is design to achieve wideband input matching. Since one of double-stub is open stub, the S11 can easily be tuned by trimming after fabrication. Load-pull simulation generates the optimal load impedance. A wideband harmonic rejection ESD is introduced to simultaneously reject the harmonics and achieve ESD protection. Simulation result shows that the maximum gain is 35.4 dB with 3 dB bandwidth 55–69 GHz. The S11 is
Article
Full-text available
A 0.13-m SiGe BiCMOS double-conversion super-heterodyne receiver and transmitter chipset for data communica-tions in the 60-GHz band is presented. The receiver chip includes an image-reject low-noise amplifier (LNA), RF-to-IF mixer, IF amplifier strip, quadrature IF-to-baseband mixers, phase-locked loop (PLL), and frequency tripler. It achieves a 6-dB noise figure, 30 dBm IIP3, and consumes 500 mW. The transmitter chip includes a power amplifier, image-reject driver, IF-to-RF upmixer, IF amplifier strip, quadrature baseband-to-IF mixers, PLL, and frequency tripler. It achieves output P 1dB of 10 to 12 dBm, P sat of 15 to 17 dBm, and consumes 800 mW. The chips have been packaged with planar antennas, and a wireless data link at 630 Mb/s over 10 m has been demonstrated. Index Terms—Low-noise amplifier, millimeter-wave integrated circuits, mixer, power amplifier, SiGe, superheterodyne receiver, superheterodyne transmitter, V-band, voltage-controlled oscillator (VCO), 60 GHz.
Article
Full-text available
This paper presents a complete 2.5-V 77-GHz chipset for Doppler radar and imaging applications fabricated in SiGe HBT and SiGe BiCMOS technologies. The chipset includes a 123-mW single-chip receiver with 24-dB gain and an IP<sub>1</sub> <sub>dB</sub> of -21.7 dBm at 76-GHz local oscillator (LO) and 77-GHz RF, 4.8-dB double-sideband noise figure at 76-GHz LO and 1-GHz IF, and worst case -98.5 dBc/Hz phase noise at 1-MHz offset over the entire voltage-controlled oscillator tuning range at room temperature. Monolithic spiral inductors and transformers result in a receiver core area of 450 mum times 280 mum. For integration of an entire 77-GHz transceiver, a power amplifier with 19-dB gain, +14.5-dBm saturated output power, and 15.7% power-added efficiency is demonstrated. Frequency divider topologies for 2.5-V operation are investigated and measurement results show a 105-GHz static frequency divider consuming 75 mW, and a 107-GHz Miller divider consuming 33 mW. Measurements on all circuits confirm operation up to 100 <sup>deg</sup> C. Low-power low-noise design techniques for each circuit block are discussed.
Article
Full-text available
A 77-GHz, +17.5 dBm power amplifier (PA) with fully integrated 50-Omega input and output matching and fabricated in a 0.12-mum SiGe BiCMOS process is presented. The PA achieves a peak power gain of 17 dB and a maximum single-ended output power of 17.5 dBm with 12.8% of power-added efficiency (PAE). It has a 3-dB bandwidth of 15 GHz and draws 165 mA from a 1.8-V supply. Conductor-backed coplanar waveguide (CBCPW) is used as the transmission line structure resulting in large isolation between adjacent lines, enabling integration of the PA in an area of 0.6 mm<sup>2</sup>. By using a separate image-rejection filter incorporated before the PA, the rejection at IF frequency of 25 GHz is improved by 35 dB, helping to keep the PA design wideband
Article
A +20dBm, 60 GHz power amplifier (PA) with fully-integrated automatic level control is fabricated in a 0.13 mum SiGe BiCMOS process. At 60 GHz, the PA achieves a peak power gain of IS dB with 13.1 dBm output power at a 1-dB compression and a peak power-added efficiency (PAE) of 12.7 %. The PA uses a single-stage push-pull amplifier topology with center-taped microstrip lines. This enables a highly efficient and compact layout of the amplifier core with a small area of 0.075 mm2 . An on-chip power detector circuit uses transmission lines with integrated coupling capacitors for output power detection. All bias voltages are generated on chip and are programmable through a three-wire serial digital interface. The PA quiescent current is 62 mA from a 4 V supply
Conference Paper
We present the performance of a 77 GHz power amplifier for potential applications directed towards automotive radar systems. The circuit was fabricated in a SiGe bipolar preproduction technology. A balanced two-stage common emitter circuit topology was used to achieve 6.1 dB of power gain at 77 GHz and 11.6 dBm output power at 1dB compression. The power amplifier uses a single 2.5 V supply and was fully integrated (including matching elements) to demonstrate its low-cost potential. First experimental results show its broadband characteristic from 40 GHz to 80 GHz and its temperature dependence up to 130°C.
Article
This paper describes a number of significant modeling considerations for SiGe heterojunction bipolar transistor power amplifiers operating at millimeter-wave frequencies. Small- and large-signal model-to-hardware correlation is presented for single transistor amplifiers, as well as for a combined dual-stage amplifier up to 65 GHz. The relevant parasitic effects are described along with the proposed modeling approach for each of them. The limits of the standard Vertical Bipolar Inter-Company device model at high-injection and their effect on the prediction of the achievable large-signal compression and power-added efficiency are also discussed.
Article
The onset of impact-ionization-induced instabilities limits the operating range of Si-bipolar transistors, especially in power stages. Therefore, analytical relations which characterize the onset of instabilities are derived for different driving conditions (mainly V<sub>BE</sub>=const. and I<sub>E</sub>=const.) and arbitrary transistor geometries. They allow the designer and technologist to calculate the maximum usable dc output voltage in dependence on transistor dimensions and technological parameters. As a consequence, the voltage range above BV<sub>CE0</sub> can now be more intensively and reliably used and thus the performance potential of a given technology can be better exploited. However, the reduction of the maximum tolerable output voltage with increasing emitter (or collector) current must be carefully considered. The presented theory and analytical results are verified by three-dimensional (3-D) transistor simulations and by measurements
Article
A + 20 dBm power amplifier (PA) for applications in the 60 GHz industrial scientific medical (ISM) band is presented. The PA is fabricated in a 0.13-mum SiGe BiCMOS process technology and features a fully-integrated on-chip RMS power detector for automatic level control (ALC), built-in self test and voltage standing wave ratio (VSWR) protection. The single-stage push-pull amplifier uses center-tapped microstrips for a highly efficient and compact layout with a core area of 0.075 mm<sup>2</sup>. The PA can deliver up to 20 dBm, which to date, is the highest reported output power at mm-wave frequencies in silicon without the need for power combining. At 60 GHz it achieves a peak power gain of 18 dB, a 1-dB compression (P1dB) of 13.1 dBm, and a peak power-added efficiency (PAE) of 12.7%. The amplifier is programmable through a three-wire serial digital interface enabeling an adaptive bias control from a 4-V supply.
Article
This paper describes a 230-GHz self-aligned SiGeC heterojunction bipolar transistor developed for a 90-nm BiCMOS technology. The technical choices such as the selective epitaxial growth of the base and the use of an arsenic-doped monocrystalline emitter are presented and discussed with respect to BiCMOS performance objectives and integration constraints. DC and high-frequency device performances at room and cryogenic temperatures are given. HICUM model agreement with the measurements is also discussed. Finally, building blocks with state-of-the-art performances for a CMOS compatible technology are presented: A ring oscillator with a minimum stage delay of 4.4 ps and a 40-GHz low-noise amplifier with a noise figure of 3.9 dB and an associated gain of 9.2 dB were fabricated.