ArticlePDF Available

Electronically tunable grounded inductance simulators and capacitor multipliers realization by using single Current Follower Transconductance Amplifier (CFTA)

Authors:
Emin Başak at Istanbul University
Emin Başak
Emre Özer at Istanbul University-Cerrahpaşa
Emre Özer
  • Istanbul University-Cerrahpaşa
Download full-text PDF
Read full-text
Download citation

Abstract and Figures

Inductance simulators and capacitor multipliers can be used to implement several electronic devices such as active filters, oscillators, cancellation of parasitic elements and phase shifting circuits. In this work, grounded inductance simulators (GISs) and grounded capacitor multipliers (GCMs) employing only one active component Current Follower Transconductance Amplifier (CFTA) and two passive elements (R and C) have been proposed. The aim of this work is to implement inductance simulators and capacitor multipliers using the minimum number of active elements which commercially available. The performance of the proposed circuits verified by using the LTSpice. To support the theoretical study, all simulation results are provided.
Figures - available from: Analog Integrated Circuits and Signal Processing
This content is subject to copyright. Terms and conditions apply.
Content uploaded by Emin Başak
Author content
All content in this area was uploaded by Emin Başak on Sep 21, 2022
Content may be subject to copyright.
A preview of this full-text is provided by Springer Nature.
Learn more
Content available from Analog Integrated Circuits and Signal Processing
This content is subject to copyright. Terms and conditions apply.
... CM circuits can be classified as grounded [1][2][3][4][5][6][7][8] and floating [9][10][11][12][13][14][15][16][17][18] according to the type of the simulated capacitance, and positive [1][2][3][4][5][6][7] and negative [19][20][21][22][23][24][25][26][27][28] according to the value of the simulated capacitance. ...
Design of Lossless Negative Capacitance Multiplier Employing a Single Active Element
Article
Full-text available
  • Mar 2024
In this paper, a new negative lossless grounded capacitance multiplier (GCM) circuit based on a Current Feedback Operational Amplifier (CFOA) is presented. The proposed circuit includes a single CFOA, four resistors, and a grounded capacitor. In order to reduce the power consumption, the internal structure of the CFOA is realized with dynamic threshold-voltage MOSFET (DTMOS) transistors. The effects of parasitic components on the operating frequency range of the proposed circuit are investigated. The simulation results were obtained with the SPICE program using 0.13 µm IBM CMOS technology parameters. The total power consumption of the circuit was 1.6 mW. The functionality of the circuit is provided by the capacitance cancellation circuit. PVT (Process, Voltage, Temperature) analyses were performed to verify the robustness of the proposed circuit. An experimental study is provided to verify the operability of the proposed negative lossless GCM using commercially available integrated circuits (ICs).
View
... (a) Only simulate grounded inductor. [2][3][4][5][6][7][8] (b) Utilization of numerous passive components. 4,[9][10][11][12][13][14][15] (c) Utilization of more than one active element. ...
CCCBTA-based Floating Inductance Simulator with CM/VM PID Controllers
Article
  • Nov 2023
  • J CIRCUIT SYST COMP
This work describes voltage-mode (VM), current-mode (CM) PID controllers and an electrically controllable floating inductance (FI) simulator circuit. Only a single current-controlled current backward transconductance amplifier (CC-CBTA) and a grounded capacitor are used in the proposed FI simulator circuit. One CBTA, one CC-CBTA, two capacitors and one resistor are used in the proposed PID controllers. All of the proposed circuits have appropriate input and output impedance values, allowing them to be utilized in cascade connections without requiring a buffer circuit. There is also no matching constraint between the active and passive values of the proposed circuit. The SPICE software environment and experimental results were used to validate theoretical derivations and associated outcomes. The layout of the CC-CBTA has been built, and the post-layout simulations are carried out using the netlist extracted from the layout. Comparisons were made with similar circuits found in the professional literature.
View
... Owing to its much importance, numerous IFSs, which are realized using a wide choice of active elements, have been presented in the literature. [13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30][31][32] IFSs presented in Refs. 13, 14, 16-19, 22-24, 26, 29 and 31 realize°oating-type immittance(s), and IFSs reported in Refs. ...
Single MEXCCII-Based Grounded Immittance Functions Simulation and Applications
Article
  • Aug 2022
A simple circuit based on modified extra-X second-generation current conveyor (MEXCCII), which is capable of realizing the following grounded immittance functions: a lossless capacitor, a lossy capacitor, a lossy inductor and a lossy frequency-dependent negative conductance, is introduced in this paper. The circuit employs one MEXCCII and three passive components. The use of single active block makes the circuit structure simpler. No component’s matching constraint is needed in the proposed circuit. The nonideal study of the proposed grounded immittance circuit is also included. The circuit’s performance is examined using 0.18-[Formula: see text]m technology-based PSPICE simulations. Experimental results which are performed using off-the-shelf integrated circuits (ICs) and bread board are also included. The proposed circuit is negligibly affected by the temperature variation and process variation. A single pole high-pass filter as an application of the realized lossy capacitor and a band-pass filter as an application of the realized lossy inductor are also presented in this paper. The realized filters offer the feature of ease of cascadability.
View
View
New negative-grounded capacitance multiplier circuits
Article
  • Nov 2022
In this communication, three new negative-grounded capacitance multiplier (NGCM) circuits employing a single current feedback operational amplifier (CFOA), two resistors, and a grounded capacitor (which is most suitable for parasitic absorption and also IC implementation point of view) are investigated. No matching constraints are required for any of the proposed circuit realizations. Out of the three proposed circuits, multiplication factor of one of the capacitance multiplier can be controlled electronically as the controlling resistor is grounded, which can easily be replaced by a voltage-controlled resistor (VCR). Error analysis of the proposed NGCMs has been carried out, and the results have been compared with those obtained from ideal analysis. To substantiate the feasibility of the proposed circuits, macro model of CFOA has been used, and the simulations have been performed in Personal Simulation Program with Integrated Circuit Emphasis (PSPICE). Simulation results for frequency analysis, Monte-Carlo analysis, and temperature analysis have been included for the theoretical justification. Noise analysis and power supply rejection ratio analysis have also been carried out for the proposed circuits. The multiplication factors of the proposed NGCMs have been obtained up to a maximum value of 2001. The impedance and phase of the proposed NGCM structures are insensitive with temperature. The functionality of the proposed structures has also been validated experimentally using commercially available IC AD844-type CFOA.
View
An Electronically Tunable CMOS Implementation of Capacitance Multiplier Employing CCCDTA
Article
  • Aug 2022
  • AEU-INT J ELECTRON C
In this work, a new design for the grounded capacitance multiplier is proposed. The proposed circuit is based on the analog building block of Current Controlled Current Differencing Transconductance Amplifier (CCCDTA) which allows the multiplier structure to work in the current mode. CMOS realization of the proposed structure is implemented with 0.18 µm CMOS technology for the grounded adjustable capacitor multiplier. Multiplication factor adjustability is realized by the bias current of Current Difference Unit (CDU) of CCCDTA. All simulations performed at post-layout level (209µm x 67µm) in Cadence environment by taking into account Monte-Carlo runs comprising process variations and transistor mismatches. Also, performance of the proposed multiplier structure is validated by using commercial elements such as AD844 and LM1370. In comparison to the counterparts in the literature, the proposed architecture including only single active element gives promising results under different operating conditions for a wide range of frequency.
View
Grounded inductance simulator realization with single VDDDA
Article
Full-text available
  • Feb 2022
  • ANALOG INTEGR CIRC S
In this paper, a grounded inductance simulator circuit employing single voltage differencing differential difference amplifier (VDDDA) and a grounded capacitor is proposed. The purpose of this paper is to present an inductance simulator using minimum number of active and passive components. Due to the use of grounded capacitor in the proposed inductance simulator, the circuit is suitable for analog integrated circuit implementations. The circuit does not require any conditions of component matching. Furthermore, the presented circuit has electronically tunability property through changing the biasing current of the VDDDA. Inductance value of the circuit is analyzed for different biasing current values and at various temperatures. Additionally, in order to analyze the performance of the inductance simulator circuit, it is used in a second-order multifunction filter and third-order high pass filter structures. Noise voltage, frequency response, time domain response and total harmonic distortion analyzes are simulated for the filters. The simulation results of the proposed inductance simulator and filter circuits are verified and demonstrated with LTSPICE by using 0.18 µm TSMC CMOS process parameters.
View
Electronically tunable CFTA based positive and negative grounded capacitance multipliers
Article
Full-text available
  • May 2021
  • AEU-INT J ELECTRON C
This paper presents four novel lossless grounded capacitance multiplier (GCM) circuits based on Current Follower Transconductance Amplifier (CFTA). Two of the proposed GCMs are positive and two are negative. The proposed GCMs include two CFTAs, two resistors, and a capacitor. The proposed GCMs employ a minimum number of passive components and do not require any passive element matching condition. The multiplication factor can be controlled either by bias current or by varying either of the two resistances. The effects of parasitic elements on the operating frequency range of the proposed GCMs have been investigated through mathematical analysis. Time and frequency domain analysis has been performed with LTspice program using 0.13 µm IBM CMOS technology parameters. The capacitance cancellation circuit and current-mode universal biquad filter applications are provided to demonstrate the usefulness of the circuit. Monte Carlo and temperature analyses have been performed to verify the robustness of the proposed GCMs. Additionally, comparison of the proposed GCMs with the relevant circuits previously reported in the literature is presented. An experimental example is provided to verify the time-domain performance of the proposed positive lossless GCM by using commercially available integrated circuits (ICs).
View
Realizations of lossy and lossless capacitance multiplier using CFOAs
Article
Full-text available
  • Dec 2020
  • AEU-INT J ELECTRON C
This paper presents a new Current Feedback Operational Amplifier (CFOA) based grounded capacitance multiplier (GCM) generic circuit. Lossy and lossless five GCM circuits were realized using this generic circuit. The lossless GCM circuit is studied in detail. The proposed lossless GCM includes two CFOAs, two resistors, and a grounded capacitor. Passive component matching conditions are not needed. In ideal and non-ideal conditions, the sensitivity analysis of the multiplication factor was performed. The effects of non-ideal conditions on the operating frequency range of the proposed GCM were investigated by mathematical analysis. The low-frequency performance has been improved by using a negative impedance converter (NIC). Functionality, time, and frequency domain analyzes were carried out using the LTspice simulation program. The voltage-mode band-pass filter application is included to demonstrate the usefulness of the circuit. The temperature dependence of the application example has been investigated. Monte Carlo analysis was carried out to verify the application example’s robustness against the variation of the passive elements. In addition, a comparison with circuits in the literature is given to show the superiority of the proposed GCM.
View
Electronically Regulable Capacitance Multiplier Circuit with a Single Voltage Differencing Gain Amplifier (VDGA)
Article
Full-text available
  • Oct 2019
In this work, we propose a resistorless realization of a simple electronically adjustable capacitance multiplier circuit using a single voltage differencing gain amplifier (VDGA) as an active building block. The circuit utilizes one VDGA and only one capacitor in a simple circuit configuration. The proposed capacitance multiplier circuit can be tuned electronically with the adjustment of the transconductance gains of the VDGA. To emphasis the applicability of the proposed circuit, a second-order RC low-pass filter is constructed as an application example. PSPICE simulations are performed to verify the theory.
View
A New Floating and Tunable Capacitance Multiplier With Large Multiplication Factor
Article
Full-text available
  • Aug 2019
This paper presents a CMOS floating and tunable capacitance multiplier with a very large multiplication factor. The proposed design uses CCII and OTAs designed using MOSFETs biased in subthreshold region to provide low power consumption and high multiplication factor. TANNER TSPICE simulation tool is used to confirm the functionality of the design in 0.18µm TSMC CMOS technology. The circuit is powered using ± 0.75V DC supply voltage. Simulation results indicate that the maximum multiplication factor is 3600 and the maximum error is 8.6%.
View
A Tunable Floating Impedance Multiplier
Article
Full-text available
  • Feb 2019
This paper presents a novel impedance multiplier that can be used to scale up a passive element 360 times its original value. The proposed design uses commercially available integrated circuits; an operational transconductance amplifier and second-generation current conveyors (CCII±), and a single grounded resistor. By introducing a second OTA, the proposed design can produce a temperature insensitive negative and positive impedance scaler. The functionality of the design was confirmed using PSPICE simulation tool.
View
A New Grounded Capacitance Multiplier Using a Single ICFOA and a Grounded Capacitor
Article
  • Aug 2022
In this study, a new grounded capacitance multiplier (GCM) circuit is proposed. The proposed GCM contains a canonical number of components, a single inverting CFOA (ICFOA), a grounded capacitor and two resistors. It has low THD and power consumption. Moreover, its operating frequency range is from about 1 Hz to 30 kHz. A second-order active filter circuit including two ICFOAs and two grounded capacitors is given as an application example. Some simulations via the SPICE program are performed. Experimental verification is also achieved by using the AD844s.
View
A New VCII Based Grounded Positive/Negative Capacitance Multiplier
Article
  • May 2021
  • AEU-INT J ELECTRON C
Capacitive multipliers have found wide applications in capacitive interfaces and other analog circuits requiring large value capacitors. Recently a new active building block (ABB) called second generation voltage conveyor (VCII) has been proved to be useful in many analog signal processing applications. Due to the interesting features offered by VCII, in this paper a new VCII based implementation of grounded capacitance multiplier is proposed employing two VCIIs, two resistors and one grounded capacitor. The circuit can produce both positive and negative multiplication factors in a range of -50 to +50. Its main features are wide frequency range, high resolution, low series resistance, simple structure, low power consumption and maximum percentage error of 7.8%. The circuit enjoys high frequency range up to 10 MHz, even if it employs a floating capacitor in its structure. The behavior of the proposed circuit is analysed by taking into account also the effects of VCII parasitic elements and non-ideal gains. SPICE simulation results using a 0.35 µm CMOS technology parameters are reported. The proposed circuit has been also experimentally tested by using AD844 as VCII. Measurement results on the standalone capacitance multiplier have shown a mean percentage error of 9% across the entire gain range. Finally, the application of the proposed circuit in realizing a low pass filter is also presented to demonstrate the proposed circuit feasibility.
View
A new CFOA based grounded capacitance multiplier
Article
  • Feb 2020
  • AEU-INT J ELECTRON C
A new CFOA based grounded capacitance multiplier is proposed in this study. The proposed grounded capacitance multiplier that does not need any passive component matching conditions employs two CFOAs, a grounded capacitor and a couple of resistors. A number of frequency and time domain analyses for the proposed grounded capacitance multiplier are performed through the SPICE simulation program. During the simulations, ±9 V supply voltages and a commercially available AD844 model are used. In addition to these, an experiment in time domain is made to validate the performance.
View
Novel CFOA based Capacitance multiplier and its application
Article
  • May 2019
  • AEU-INT J ELECTRON C
This communication presents a novel CFOA based capacitance multiplier. The proposed circuit employs two CFOAs, two resistors and a single capacitor. To achieve higher multiplication factors, the larger component spread is needed in existing CFOA based capacitance multiplier circuits. The proposal addresses this and attains multiplication at lower component spread. The mathematical analysis for modelling the effects of non-ideality shows the deviations from ideal behavior which may be compensated by placing an additional resistor. The functionality is tested using SPICE simulations and experimentation under different conditions. An application namely parallel RLC resonator is included to show the usefulness.
View