Conference PaperPDF Available

Low loss silicon waveguides for application of optical interconnects

Authors:

Abstract

We present low loss shallow-ridge silicon waveguides with an average propagation loss of 0.274 dB/cm in the C-band, which can find applications in chip-level optical interconnects.
Low Loss Silicon Waveguides for Application of Optical
Interconnects
Po Dong1*, Wei Qian1, Shirong Liao1, Hong Liang1, Cheng-Chih Kung1, Ning-Ning Feng1, Roshanak
Shafiiha1, Joan Fong1, Dazeng Feng1, Ashok V. Krishnamoorthy2, and Mehdi Asghari1
1Kotura Inc., 2630 Corporate Place, Monterey Park, CA 91754, USA
2Sun Labs, Oracle, 9515 Towne Centre Dr., San Diego, CA 92121, USA
*E-mail address: pdong@kotura.com
Abstract: We present low loss shallow-ridge silicon waveguides with an average propagation loss
of 0.274 dB/cm in the C-band, which can find applications in chip-level optical interconnects.
1. Introduction
Optical interconnect technology is perceived as a key solution to solving major performance limitations in high
performance computing caused by bus bandwidth bottleneck, latency and power consumption issues [1-4]. Routing
silicon waveguides in optical interconnects may require a waveguide length of a few tens of centimeter for chip to
chip and macro-chip communications [5]. This requires that the waveguides have a propagation loss on the order of
0.1 dB/cm. However, the lowest propagation loss reported for silicon waveguides with a geometry of ~0.5 µm width
and ~0.25 µm height to date at λ=1550 nm is 1-2 dB/cm [6, 7]. Recently, several groups have reported shallow-ridge
or thin silicon waveguides with losses of 0.3 – 1.0 dB/cm by a selective oxidation fabrication technique [8-12]. With
this technique, however, it may be difficult to control the critical dimensions of fabricated devices since the thermal
oxidation rate would be affected by device density, hard mask thickness, and the cross section of the waveguides.
Here, we report low loss silicon ridge waveguides fabricated on SOI substrates with a top silicon thickness of 0.25
µm by CMOS-standard optical lithography and dry etching processes. These waveguides have an average
propagation loss of 0.274 dB/cm over the C-band for the fundamental quasi-TE mode.
2. Waveguide Design and Fabrication
The propagation loss of silicon waveguides arises mainly due to light scattering from the etched sidewalls.
Minimizing the optical field overlap with etched interfaces can effectively reduce the waveguide propagation loss.
Increasing waveguide width and decreasing etch depth can both realize this purpose. Here, we design a shallow-
ridge waveguide. The waveguide width and height is 2 µm and 0.25 µm respectively, and the etch depth to form the
ridge waveguide is 0.05 µm. In order to accurately measure waveguide losses of the order of 0.1 dB/cm with the
accuracy less than 0.01 dB/cm, we designed waveguides with spiral shaped waveguides with lengths ranging from a
few centimeters to 64 centimeters. The minimum bending radius in these spirals is 300 µm. The waveguide loss can
be extracted by measuring the insertion losses for waveguides with different lengths on the same chip.
The above silicon waveguides were fabricated using Soitec 6” SOI wafers with a 0.25 µm thick silicon layer and a
3 µm thick BOX layer. Waveguide pattern were defined by a Nikon Deep UV 0.25um Scanner. The pattern was
transferred to the oxide hard mask using a CHF3/O2 chemistry. We then etched the silicon layer using an HBr-based
silicon etch recipe. Both the oxide and silicon etch recipes were optimized to reduce sidewall roughness. A 1.2 µm
thick oxide was then deposited on the wafers as a cladding layer. The fabrication processes are all CMOS standard.
3. Measurement results
Fig. 1(a) shows a top-view optical microscopy picture of a fabricated waveguide with a total length of 64 cm, with a
spiral area of 6 mm by 3 mm. In Fig. 1(b), we show the insertion losses measured for different waveguide lengths as
a function of wavelength. The insertion losses are normalized to the power measured from direct fiber to fiber
coupling, and include both coupling loss from lensed fibers and waveguide propagation loss. From the insertion loss
at a particular wavelength for different waveguide lengths, we can extract the waveguide propagation loss using
linear fitting. Fig. 1(c) presents the waveguide loss spectrum in the entire C-band, demonstrating an average loss of
0.274 dB/cm and a standard derivation of 0.008 dB/cm. This verifies that the waveguide loss is uniform over the C-
191
MD2.3
11.30 – 11.45
978-1-4244-3731-3/10/$25.00 ©2010 IEEE
band. The insertion loss variation, shown in Fig. 1(b), is about 1 dB for 32 cm long waveguides. This variation may
come from multimode behavior.
(a)
4. Conclusion
Fig. 1. (a) A top-view optical microscope image of a 64-cm long spiral waveguide. The waveguide has a total
propagation loss about 17.5 dB. (b) Insertion loss spectrum for waveguides with different lengths on the same chip.
The insertion loss is normalized to fiber-to-fiber power. (c) Waveguide propagation loss as a function of wavelength in
the C-band.
(c)
(b)
In conclusion, we have demonstrated low loss shallow-ridge silicon waveguides with an average propagation loss of
0.274 dB/cm over the C-band. Standard lithography and dry etching are employed to fabricate these waveguides
from silicon-on-insulator wafers with a top silicon thickness of 0.25 µm. This waveguide can act as routing
waveguides in optical interconnect systems.
Acknowledgements: The authors acknowledge funding of this work by DARPA MTO office under UNIC program
supervised by Dr. Jagdeep Shah (contract agreement with SUN Microsystems HR0011-08-9-0001).
The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter and should not be interpreted as
representing the official views or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the Department of
Defense.
References
[1] Soref, R. A. “The past, present and future of silicon photonics,” IEEE. J. Sel. Top. Quant. Electron. 12, 1678-1687 (2006).
[2] L. C. Kimerling, et al. “Electronic–photonic integrated circuits on the CMOS platform,” Proc. SPIE 6125, 6-15 (2006).
[3] D. A. B. Miller, “Optical interconnects to silicon,” IEEE J. Sel. Top. Quantum Electron. 6, 1312–1317 (2000).
[4] B. Jalali, M. Paniccia, and G. Reed, “Silicon photonics,” IEEE Microwave Magazine 7, 56-68 (2006).
[5] A. V. Krishnamoorthy, R. Ho, X. Zheng, H. Schwetman, J. Lexau, P. Koka, G. Li, I. Shubin, and J. E. Cunningham, “Computer Systems
Based on Silicon Photonic Interconnects,” Proceedings of the IEEE 97, 1337-1361 (2009).
[6] Y. A. Vlasov, and S. J. McNab, “Losses in single-mode silicon-on-insulator strip waveguides and bends,” Opt. Express 12, 1622–1631
(2004).
[7] M. Gnan, S. Thoms, D. S. Macintyre, R. M. De La Rue, and M. Sorel, "Fabrication of low-loss photonic wires in silicon-on-insulator using
hydrogen silsesquioxane electron-beam resist," Electron. Lett. 44, 115-116 (2008).
[8] M. A. Webster, R. M. Pafchek, G. Sukumaran, and T. L. Koch, "Low-loss quasi-planar ridge waveguides formed on thin silicon-on-
insulator," Appl. Phys. Lett. 87, 231108 (2005).
[9] L. K. Rowe, M. Elsey, N. G. Tarr, A. P. Knights, and E. Post, "CMOS-compatible optical rib waveguides defined by local oxidation of
silicon," Electron. Lett. 43, 392-393 (2007).
[10] F. Y. Gardes, G. T. Reed, A. P. Knights, G. Mashanovich, P. E. Jessop, L. Rowe, S. McFaul, D. Bruce, and N. G. Tarr, “Sub-micron optical
waveguides for silicon photonics formed via the Local Oxidation of Silicon (LOCOS), Proc. of SPIE 6898, 68980R-68980R-4 (2008).
[11] R. Pafchek, R. Tummidi, J. Li, M. A. Webster, E. Chen, and T. L. Koch, “Low-loss silicon-on-insulator shallow-ridge TE and TM
waveguides formed using thermal oxidation,” Appl. Opt. 48, 958-963 (2009).
[12] J. Cardenas, C. B. Poitras, J. T. Robinson, K. Preston, L. Chen, and M. Lipson, "Low loss etchless silicon photonic waveguides," Opt.
Express 17, 4752-4757 (2009).
192
... When an optical signal propagates through a waveguide, it encounters optical components, such as crossings, bends, and MRs, resulting in an IL that attenuates the signal intensity. The corresponding attenuation ratios for a waveguide, crossing, bending, OFF-state MR, and ON-state MR are 0.274 dB/cm, 0.005 dB/90 • , 0.04, 0.005, and 0.5 dB, respectively [31][32][33][34]. It has been observed that an optical signal passing through an ON-state MR causes the most significant attenuvi VOLUME 4, 2016 This article has been accepted for publication in IEEE Access. ...
Article
Full-text available
In light of the rapid advancements in big data and artificial intelligence applications, heterogeneous computing (HGC) platforms that integrate diverse computing units have gained traction with the aim of achieving energy efficiency and high performance. A custom topology-based optical network-on-chip (ONoC) that provides unparalleled diversity between computing nodes is expected to be the next-generation communication infrastructure for meeting the bandwidth and energy efficiency requirements of HGC. One of the recent challenges in the field of ONoCs is to accelerate multicast routing via wavelength division multiplexing (WDM), which dispatches data parallelly across non-interfering wavelengths. The optimization of network throughput and laser power efficiency revolves around two factors: the number of wavelengths and optical signal-to-noise ratio (OSNR). Accordingly, we introduce OSNR-aware wavelength allocation and branching methods for multicast routing (OWBM) tailored to an HGC platform in a customized ONoC. OWBM increases the wavelength resource efficiency by establishing independent routing paths in the partitioned destination nodes such that each routing path is guaranteed to be prevented from overlapping among the partitions. Moreover, the adaptive branching mechanism of OWBM adaptively selects path-based routing and OSNR-aware routing on the fly according to the wavelength allocation cases, further augmenting the throughput and laser power efficiency. Consequently, OWBM outperformed conventional tree- and path-based multicast approaches by elevating the average throughput by 47.39% and curbing the laser power consumption by up to 35.92% in various convolutional neural network benchmarks. Compared with the existing ONoC wavelength allocation techniques, the OWBM demonstrated a maximum of 42.46% enhanced wavelength utilization on a 64-core HGC platform.
... To choose the optimal design, a lower thermal crosstalk must be obtained, such that the contribution of one heater unit would not overheat the other unit and affect the heating of the Si wg area. Overheating can cause unwanted phase-shift deviation, which can easily lead to more optical losses [30][31][32][33][34][35][36][37]. Figure 5 shows the thermal crosstalk versus the distance between the two heaters. The results from Figures 2-5 have been analyzed in order to select the optimal design. ...
Article
Full-text available
A commercial thermo-optic phase shifter (TOPS) is an efficient solution to the imbalance problem in the fabrication process of Mach–Zehnder modulator (MZM) arms. The TOPS consumes electrical power and transforms it into thermal energy, which changes the real part of the effective refractive index at the waveguide and adjusts the MZM transfer function to work in the linear region. The common model being used today is constructed with only one heater; however, this solution requires more electrical power, which can increase the transmitter system cost. To reduce the system energy cost, we propose a pioneering optimal double titanium nitride heater model under forward biasing at 1550 nm wavelength using the standard silicon-on-insulator technology. Numerical investigations were carried out on the key relative geometrical parameters, heat distribution at the silicon layer, thermal crosstalk, and laser wavelength drift. Results show that the optimal TOPS design can function with a low electrical power of 19.1 mW to achieve a π-phase shift, with a low thermal crosstalk of 0.404 and very low optical losses over 1 mm length. Thus, the proposed device can be used for improving the imbalance problem in MZMs with low electrical power consumption and low losses. This functionality can be utilized to obtain better performances in transmitter systems for data centers and long-range optical communication system applications.
... On these grounds model and analyse the optical crosstalk noise should be a high priority for the researches. In fact, both forms of optical crosstalk noise can occur in ONOC routers: inter-channel crosstalk and intra-channel crosstalk [6], [18]. The both the intra-channel and inter-channel crosstalk will be treated as a priority in this work and we call it crosstalk noise. ...
Article
Recently, researchers paid more attention on designing optical routers, since they are essential building blocks of all photonic interconnection architectures. Thus, improving them could lead to a spontaneous improvement in the overall performance of the network. Optical routers suffer from the dilemma of increased insertion loss and crosstalk, which upraises the power consumed as the network scales. In this paper, we propose a new 7×7 non-blocking optical router based on the Dimension Order Routing (DOR) algorithm. Moreover, we develop a method that can ensure the least number of MicroRing Resonators (MRRs) in an optical router. Therefore, by reducing these optical devices, the optical router proposed can decrease the crosstalk and insertion loss of the network. This optical router is evaluated and compared to Ye's router and the optimized crossbar for 3D Mesh network that uses XYZ routing algorithm. Unlike many other proposed routers, this paper evaluates optical routers not only from router level prospective yet also consider the overall network level condition. The appraisals show that our optical router can reduce the worst-case network insertion loss by almost 8.7%, 46.39%, 39.3%, and 41.4% compared to Ye's router, optimized crossbar, optimized universal OR, and Optimized VOTEX, respectively. Moreover, it decreases the Optical Signal-to-Noise Ratio (OSNR) worst-case by almost 27.92%, 88%, 77%, and 69.6% compared to Ye's router, optimized crossbar, optimized universal OR, and Optimized VOTEX, respectively. It also reduces the power consumption by 3.22%, 23.99%, 19.12%, and 20.18% compared to Ye's router, optimized crossbar, optimized universal OR, and Optimized VOTEX, respectively.
Thesis
Over the years, System-on-Chip (SoC) has evolved from a single processor in a chip to multi/many processors in chips containing billions of transistors. With the evolution of SoC, new research topics have risen on interconnect between processors in a chip. Network-on-Chip(NoC) has been proposed as a solution for more dynamic communication links to connect large number of Intellectual Property (IP)s. Secondly, to overcome drawbacks of electrical NoC, Optical communication link has been proposed as a promissing solution. This type of NoC provides low latency and high bandwith, but it suffers from low power efficiency. In this thesis, we address this topic and we aim to develop techniques to manage laser power consumption. To address this challenge, we exploit the approximation concept and we apply it to the ONoC to propose two types of communications: Approximate and accurate communications. Our proposal is applied to Floating-Point (FP) numbers by using low-power optical signals for LSB, at the cost of higher error rate. These approximate optical signals allow a drastic reduction in the laser power consumption. In parallel, to ensure the communication accuracy on MSBs, the laser power levels are remained using high power signals. Simulations results demonstrate that a reduction of to 42% of laser power can be obtained for Streamcluster application with a limited degradation at the application level. Furthermore, we propose to manage the communications accordong to the distance between source and destination cores. However, this fine-grain distance-aware management could be too costly, so we propose a low overhead distance-aware technique based on only two distances Short/Long classes. The results of our evaluation show drastic laser power reduction of 20%for example for Streamcluster application.
Thesis
Over the years, System-on-Chip (SoC) has evolved from a single processor in a chip to multi/many processors in chips containing billions of transistors. With the evolution of SoC, new re- search topics have risen on interconnect between processors in a chip. Network-on-Chip(NoC) has been proposed as a solution for more dynamic communication links to connect large number of Intellectual Property (IP)s. Secondly, to overcome drawbacks of electrical NoC, Optical communica- tion link has been proposed as a promissing so- lution. This type of NoC provides low latency and high bandwith, but it suffers from low power effi- ciency. In this thesis, we address this topic and we aim to develop techniques to manage laser power consumption. To address this challenge, we exploit the approximation concept and we apply it to the ONoC to propose two types of communications: Accurate and Approximate communication. Our proposal is applied to Floating-Point (FP) numbers by using low-power optical signals for LSB, at the cost of higher error rate. These approximate op- tical signals allow a drastic reduction in the laser power consumption. In parallel, to ensure the com- munication accuracy on MSBs, the laser power lev- els are remained using high power signals. Simu- lations results demonstrate that a reduction of to 42% of laser power can be obtained for Stream- Cluster application with a limited degradation at the application level. Furthermore, we propose to manage the communications accordong to the dis- tance between source and destination cores. How- ever, this fine-grain distance-aware management could be too costly, so we propose a low over- head distance-aware technique based on only two distances Short/Long classes. The results of our evaluation show drastic laser power reduction of 20%for example for StreamCluster application.
Article
The energy consumption of manycore architectures is dominated by data movement, which calls for energy-efficient and high-bandwidth interconnects. To overcome the bandwidth limitation of electrical interconnects, integrated optics appear as a promising technology. However, it suffers from high power overhead related to low laser efficiency, which calls for the use of techniques and methods to improve its energy costs. Besides, approximate computing is emerging as an efficient method to reduce energy consumption and improve execution speed of embedded computing systems. It relies on allowing accuracy reduction on data at the cost of tolerable application output error. In this context, the work presented in this article exploits both features by defining approximate communications for error-tolerant applications. We propose a method to design realistic and scalable nanophotonic interconnect supporting approximate data transmission and power adaption according to the communication distance to improve the energy efficiency. For this purpose, the data can be sent by mixing low optical power signal and truncation for the Least Significant Bits (LSB) of the floating-point numbers, while the overall power is adapted according to the communication distance. We define two ranges of communications, short and long, which require only four power levels. This reduces area and power overhead to control the laser output power. A transmission model allows estimating the laser power according to the targeted BER and the number of truncated bits, while the optical network interface allows configuring, at runtime, the number of approximated and truncated bits and the laser output powers. We explore the energy efficiency provided by each communication scheme, and we investigate the error resilience of the benchmarks over several approximation and truncation schemes. The simulation results of ApproxBench applications show that, compared to an interconnect involving only robust communications, approximations in the optical transmission led to up to 53% laser power reduction with a limited degradation at the application level with less than 9% of output error. Finally, we show that our solution is scalable and leads to 10% reduction in the total energy consumption, 35× reduction in the laser driver size, and 10× reduction in the laser controller compared to state-of-the-art solution.
Article
Full-text available
Micro-ring resonators (MRs) are widely used in optical networks-on-chips (ONoCs) as key device to select and redirect optical signals. However, MRs have the inherent property of being sensitive to environmental temperature. With the fluctuation of environmental temperature, its resonance wavelength drifts, which can introduce more loss and crosstalk noise to ONoCs and make the network performance decline sharply. Therefore, it is very important to analyze the influence of thermal effect in ONoCs to solve this problem. In this paper, the theoretical models of loss and crosstalk noise changing with temperature are established from device level to network level, respectively. And a series of network performances of mesh-based ONoCs caused by thermal effect are systematically modeled and analyzed employing formal methods. Finally, we conduct case studies for mesh-based ONoCs using optimized crossbar optical router and crux optical router to evaluate the proposed method. The simulation results show that the performance of mesh-based ONoCs declines with the increase of temperature, which severely limits the network scalability . The formal methods have high portability and scalability, which can provide a criterion for the performance analysis of thermal effect in ONoCs and provide technical support for future research work.
Article
Full-text available
The explosive growth of deep learning (DL)–based artificial intelligence (AI) applications necessitates extraordinary computing capabilities that cannot be achieved using traditional CPU standalone computing. Therefore, the heavy mission-critical DL kernel computing currently relies on a heterogeneous computing (HGC) platform integrated with CPUs, GPUs, and accelerators, as well as substantial data storage elements. However, the metallic electrical interconnection in the existing manycore platform would not be sustainable for handling the massively increasing bandwidth demand of big data driven AI applications. Incorporating an optical network-on-chip (ONoC) for providing ultrahigh bandwidth, we propose a rapid topology generation and core mapping of ONoC (REGO) for energy-efficient HGC multicore architecture. The genetic algorithm (GA)-based REGO utilizes the structural characteristics of the optical router to the fitness function and thus compromises the trade-off between the required throughput, optical signal-to-noise ratio (OSNR), and total energy consumption. Furthermore, the crossover step accelerates the convergence speed by suppressing randomness in the GA, thus significantly reducing excessive running time owing to the NP-hard property. The generated ONoC through REGO demonstrates, on an average, an increase of 63.29 % and 22.80 % in throughput and a decrease of 50.24 % and 9.56 % in energy per bit, in the VGG-16 and VGG-19 compared with the conventional mesh- and torus-topology-based ONoCs, respectively.
Article
Optical Networks-on-Chip (ONoCs) have been proposed as the most promising solution for on-chip multi-core processors interconnection infrastructure due to its low latency, low power dissipation, and high bandwidth density. In ONoCs, the mesh topology is a typical structure that is regarded as the one of the most primary choice in ONoCs design due to its regular structure, simplicity, and divinable scalability in terms of network performance and budget. However, mesh structure has low connectivity and high insertion loss and crosstalk noise, which severely reduce the energy efficiency and signal reliability. In this paper, we first propose a novel double-layer ONoCs structure based on a partition of Virtual-Cluster in mesh, named VCmesh, which contains two candidate communication modes: inter-cluster communication and non-cluster communication. Furthermore, we design the length-optimized-routing-protocol (LORP) to select the preferred with smaller number of hops. The analyses and simulation results indicate that the performance of the VCmesh network is better than that of the typical mesh structure, especially in terms of end-to-end (ETE) latency and throughput. In physical layer performance, the VCmesh has a higher signal-to-noise-ratio (SNR), which improves the transmission quality of the optical signal. In addition, compared with the typical mesh-based ONoCs, the VCmesh-based ONoCs reduce the minimum required laser output power for 16 nodes, 25 nodes, and 36 nodes by 52.4%, 85.6%, and 94.6%, respectively.
Article
Full-text available
The optical components industry stands at the threshold of a major expansion that will restructure its business processes and sustain its profitability for the next three decades. This growth will establish a cost effective platform for the partitioning of electronic and photonic functionality to extend the processing power of integrated circuits. BAE Systems, Lucent Technologies, Massachusetts Institute of Technology, and Applied Wave Research are participating in a high payoff research and development program for the Microsystems Technology Office (MTO) of DARPA. The goal of the program is the development of technologies and design tools necessary to fabricate an application-specific, electronicphotonic integrated circuit (AS-EPIC). As part of the development of this demonstration platform we are exploring selected functions normally associated with the front end of mixed signal receivers such as modulation, detection, and filtering. The chip will be fabricated in the BAE Systems CMOS foundry and at MIT's Microphotonics Center. We will present the latest results on the performance of multi-layer deposited High Index Contrast Waveguides, CMOS compatible modulators and detectors, and optical filter slices. These advances will be discussed in the context of the Communications Technology Roadmap that was recently released by the MIT Microphotonics Center Industry Consortium.
Article
Full-text available
We present a computing microsystem that uniquely leverages the bandwidth, density, and latency advantages of silicon photonic interconnect to enable highly compact supercomputer-scale systems. We describe and justify single-node and multinode systems interconnected with wavelength-routed optical links, quantify their benefits vis-a-vis electrically connected systems, analyze the constituent optical component and system requirements, and provide an overview of the critical technologies needed to fulfill this system vision. This vision calls for more than a hundredfold reduction in energy to communicate an optical bit of information. We explore the power dissipation of a photonic link, suggest a roadmap to lower the energy-per-bit of silicon photonic interconnects, and identify the challenges that will be faced by device and circuit designers towards this goal.
Article
Full-text available
We demonstrate low loss silicon waveguides fabricated without any silicon etching. We define the waveguides by selective oxidation which produces ultra-smooth sidewalls with width variations of 0.3 nm. The waveguides have a propagation loss of 0.3 dB/cm at 1.55 microm. The waveguide geometry enables low bending loss of approximately 0.007 dB/bend for a 90 degrees bend with a 50 microm bending radius.
Article
Full-text available
The silicon chip has been the mainstay of the electronics industry for the last 40 years and has revolutionized the way the world operates. Today, a silicon chip the size of a fingernail contains nearly 1 billion transistors and has the computing power that only a decade ago would take up an entire room of servers. As the relentless pursuit of Moore's law continues, and Internet-based communication continues to grow, the bandwidth demands needed to feed these devices will continue to increase and push the limits of copper-based signaling technologies. These signaling limitations will necessitate optical-based solutions. However, any optical solution must be based on low-cost technologies if it is to be applied to the mass market. Silicon photonics, mainly based on SOI technology, has recently attracted a great deal of attention. Recent advances and breakthroughs in silicon photonic device performance have shown that silicon can be considered a material onto which one can build optical devices. While significant efforts are needed to improve device performance and commercialize these technologies, progress is moving at a rapid rate. More research in the area of integration, both photonic and electronic, is needed. The future is looking bright. Silicon photonics could provide low-cost opto-electronic solutions for applications ranging from telecommunications down to chip-to-chip interconnects, as well as emerging areas such as optical sensing technology and biomedical applications. The ability to utilize existing CMOS infrastructure and manufacture these silicon photonic devices in the same facilities that today produce electronics could enable low-cost optical devices, and in the future, revolutionize optical communications.
Conference Paper
In this paper we report a novel fabrication technique for silicon photonic waveguides with sub-micron dimensions. The technique is based upon the Local Oxidation of Silicon (LOCOS) process widely utilised in the fabrication of microelectronics components. This approach enables waveguides to be fabricated with oxide sidewalls with minimal roughness at the silicon/SiO2 interface. It is also sufficiently flexible to enable the depth of the oxidised sidewall to be varied to control the polarisation performance of the waveguides. We will present preliminary results on submicron waveguide fabrication and loss characteristics (less than 1 dB/cm), as well as effects of varying waveguide width on modal properties of the waveguides. We consider the ease of fabrication, as well as the quality of the devices produced in preliminary experimental fabrication results, and compare the approach to the more conventional requirements of high resolution photolithographically produced waveguides. We also discuss preliminary optical results, as measured by conventional means. Issues such as the origins of loss are discussed in general terms, as are the fabrication characteristics such as waveguide wall roughness and waveguide profile. We will discuss further work that will help to establish the potential of the technique for future applications.
Article
In this paper we report a novel fabrication technique for silicon photonic waveguides with sub-micron dimensions. The technique is based upon the Local Oxidation of Silicon (LOCOS) process widely utilised in the fabrication of microelectronics components. This approach enables waveguides to be fabricated with oxide sidewalls with minimal roughness at the silicon/SiO2 interface. It is also sufficiently flexible to enable the depth of the oxidised sidewall to be varied to control the polarisation performance of the waveguides. We will present preliminary results on submicron waveguide fabrication and loss characteristics (less than 1 dB/cm), as well as effects of varying waveguide width on modal properties of the waveguides. We consider the ease of fabrication, as well as the quality of the devices produced in preliminary experimental fabrication results, and compare the approach to the more conventional requirements of high resolution photolithographically produced waveguides. We also discuss preliminary optical results, as measured by conventional means. Issues such as the origins of loss are discussed in general terms, as are the fabrication characteristics such as waveguide wall roughness and waveguide profile. We will discuss further work that will help to establish the potential of the technique for future applications.
Article
Low-loss, quasi-planar ridge waveguide structures have been designed and fabricated in silicon-on-insulator material with waveguide propagation losses of <0.7 dB/cm at 1550 nm, and a Q ∼ 106 measured in a ring resonator configuration. These structures offer tight vertical field confinement with scalable bending losses, and should be of interest for integration with both active and passive components. Waveguides were fabricated using optical lithography and processing compatible with silicon electronics.
Article
We report the fabrication and accurate measurement of propagation and bending losses in single-mode silicon waveguides with submicron dimensions fabricated on silicon-on-insulator wafers. Owing to the small sidewall surface roughness achieved by processing on a standard 200mm CMOS fabrication line, minimal propagation losses of 3.6+/-0.1dB/cm for the TE polarization were measured at the telecommunications wavelength of 1.5microm. Losses per 90 masculine bend are measured to be 0.086+/-0.005dB for a bending radius of 1microm and as low as 0.013+/-0.005dB for a bend radius of 2microm. These record low numbers can be used as a benchmark for further development of silicon microphotonic components and circuits.
Article
A thermal oxidation fabrication technique is employed to form low-loss high-index-contrast silicon shallow-ridge waveguides in silicon-on-insulator (SOI) with maximally tight vertical confinement. Drop-port responses from weakly coupled ring resonators demonstrate propagation losses below 0.36 dB/cm for TE modes. This technique is also combined with "magic width" designs mitigating severe lateral radiation leakage for TM modes to achieve propagation loss values of 0.94 dB/cm. We discuss the fabrication process utilized to form these low-loss waveguides and implications for sensor devices in particular.
Article
The pace of the development of silicon photonics has quickened since 2004 due to investment by industry and government. Commercial state-of-the-art CMOS silicon-on-insulator (SOI) foundries are now being utilized in a crucial test of 1.55-mum monolithic optoelectronic (OE) integration, a test sponsored by the Defense Advanced Research Projects Agency (DARPA). The preliminary results indicate that the silicon photonics are truly CMOS compatible. R&D groups have now developed 10-100-Gb/s electro-optic modulators, ultrafast Ge-on-Si photodetectors, efficient fiber-to-waveguide couplers, and Si Raman lasers. Electrically pumped silicon lasers are under intense investigation, with several approaches being tried; however, lasing has not yet been attained. The new paradigm for the Si-based photonic and optoelectric integrated circuits is that these chip-scale networks, when suitably designed, will operate at a wavelength anywhere within the broad spectral range of 1.2-100 mum, with cryocooling needed in some cases