Oregon State University
Question
Asked 12th Jun, 2016
How to simulate Si-Based Double Gate MOSFET in Silvaco ATLAS?
I have been trying to simulate silicon-based DG MOSFET using Silvaco ATLAS. I have been using NEGF model for that. But the results that I have obtained is not correct.
Is there any example that can help me to solve this problem?
Most recent answer
Girish Wadhwa Thank you for sharing. It is indeed an informative playlist for Silvaco TCAD.
If I have any questions I will contact you.
Popular answers (1)
Intel
As far as subthreshod slope is concerned, the choice of transport model should not affect your results. The subthreshod slope and in general other metrics of the electrostatic integrity of the device such as DIBL or threshold voltage roll off depend on many things, including your channel thickness, gate dielectric thickness and the details of your junction design. For a ~10nm gate length you'll need a channel thickness of 3-4nm and gate dielectric thickness of 1nm or less and very sharp junctions, like 1nm/dec.
3 Recommendations
All Answers (7)
Intel
Please be specific on why you think the results are not correct. It also helps if you start with the simplest physics models such as drift diffusion transport and then add more complex models.
2 Recommendations
Oregon State University
I was trying to simulate MOSFET of 10 nm gate length. I have found on some previously published paper that the subthreshold slope of this gate length MOSFETs is around 85 mV/decade.
But I got SS around 290 mV/decade. That's why I am assuming my results are not correct.
And I will try with drift diffusion model. Thanks for the Suggestion.
1 Recommendation
Intel
As far as subthreshod slope is concerned, the choice of transport model should not affect your results. The subthreshod slope and in general other metrics of the electrostatic integrity of the device such as DIBL or threshold voltage roll off depend on many things, including your channel thickness, gate dielectric thickness and the details of your junction design. For a ~10nm gate length you'll need a channel thickness of 3-4nm and gate dielectric thickness of 1nm or less and very sharp junctions, like 1nm/dec.
3 Recommendations
Oregon State University
Dear Ali Khakifirooz,
Thank You for your valuable comment. It will help me a lot in my work.
GlobalFoundries Inc.
Hello,
I'm simulating a short channel double-gate MOSFET using Silvaco ATLAS employing NEGF transport. But my off current is too high. Can u please tell me what scattering models should be used with it?
Best wishes,
Shruti.
Oregon State University
Hello Ms. Shruti,
For Double gate MOSFET I have solved SCHRODINGER equation in Non Equilibrium Green's Function (NEGF) approach in the mode (subband) space.
I have considered fully depleted ballistic (no scattering) nMOSFETs. That's why no scattering model haven't been specified.
You can check Quantum x 12 Example for simulating DG MOSFET using NEGF transport.
Oregon State University
Girish Wadhwa Thank you for sharing. It is indeed an informative playlist for Silvaco TCAD.
If I have any questions I will contact you.
Similar questions and discussions
Related Publications
Design and study of Ion-Implanted MOSFET's with channel length (18 nm) using Silvaco's International
this describe How SILVACO Works and how to simulate MOSFET or other Devices using ATHENA and ATLAS. It will also describe difference between ATLAS and ATHENA.
In this work, numerical simulation methods have been applied to a 4H–SiC trench-gate MOSFET structure to investigate its susceptibility to single event burnout. With SILVACO ATLAS, the high-k shielded trench-gate MOSFET and high-k trench-gate MOSFET are investigated to prove that P+ shielding region under the trench bottom could provide a leaking p...