Figure 5 - uploaded by Stanislaw Halgas
Content may be subject to copyright.
shows a transistor circuit being a part of line receiver SN 75122. The transistors are characterized by the Ebers-Moll model with resistors
Source publication
The paper deals with circuits, composed of bipolar transistors, diodes, resistors and independent voltage sources, having multiple DC solutions. An algorithm for tracing temperature characteristics, expressing the output signal in terms of the chip tempe-rature, is developed. It is based on the efficient method for finding all the DC solutions sket...
Similar publications
We present the results of the WFC3/UVIS bowtie monitoring program based on data acquired during SMOV/Cycle 17 through current observations of Cycle 20, spanning all on-orbit data (June 2009 - June 2013). The bowtie program serves as a periodic monitor for intermittent low-level (up to 4%) detector hysteresis, i.e. a QE decit across each UVIS CCD ch...
![Figure 6: Bifurcation diagram at Ω=2253 [rad/s], f z =0.5 [mm]. Solid...](profile/Daniel-Bachrathy-2/publication/265794413/figure/fig4/AS:392135095406601@1470503700844/Bifurcation-diagram-at-O2253-rad-s-f-z-05-mm-Solid-blue-lines-denote-stable_Q320.jpg)
During the investigation of the commonly used, linear, 2 DoF model of the milling proc-ess, we found that large resonant vibrations can occur in some parameter regions. In this case, the commonly used stationary geometry of the chip thickness is no longer valid for correct dynamic analysis. A new non-linear model is constructed which considers both...
A non-contact current measurement device comprised of a GMR sensor and a ferrite ring core was investigated. The sensor chip employed a high-sensitivity spin-valve full-bridge GMR sensor of which the direct output has non-negligible hysteresis and a limited linear range. By applying an AC modulation current to modulate the output of the GMR sensor,...
In the light of application to high-speed DAC, the design and achievement of a novel high-performance CMOS LVDS receiving circuits are described in this paper. By introduction of intrinsic offset, a fixed hysteresis voltage is obtained. The whole circuit doesn't need any local feedback, and the high-speed performance of the original circuit doesn't...
Citations
A method of checking coherence of comparison results of primary DC voltage group standards is described in the paper. Usefulness of the proposed method was proved by coherence investigation of DC voltage group standard kept in the Central Military Calibration Laboratory (CWOM, Warsaw, Poland). Results obtained for the group of five Fluke DC voltage standards prove very good coherence of voltage differences results and confirmed accuracy of DC voltage unit in the CWOM at the level of 10
Purpose
The purpose of this paper is to develop a method for finding all the DC solutions in nonlinear circuits with the thermal constraint.
Design/methodology/approach
The proposed approach employs an algorithm for finding all the DC solutions without thermal constraint, including a new contraction and elimination method, an efficient method for tracing characteristics expressing voltages and power in terms of temperature, and electrical analog of the chip thermal behavior.
Findings
The paper brings a method that guarantees finding all the DC solutions, considering thermal behavior of the chip, in mid‐scale practical transistor circuits.
Originality/value
A new contraction and elimination method, being the core of the algorithm for finding all the DC solutions, is proposed. An approach enabling us to consider a feedback between the power dissipated inside the chip and the temperature, which affects the circuit parameters and consequently the solutions is developed.
