Fig 2 - uploaded by R. S. Gamad
Content may be subject to copyright.
Source publication
This paper presents the analysis and design of high speed, high gain fully differential operational amplifier (opamp). Both the main op-amp and the boosting op-amp are fully differential folded-cascode. The main op-amp has a switched capacitor common mode feedback circuit. Two fully differential folded-cascode op amps with continuous-time CMFBs are...
Context in source publication
Context 1
... high gain designs, two-stage configuration might be the appropriate choice; however, the speed of this configuration is the bottleneck. In this design, a fully differential folded cascode that has two fully differential folded cascode boosting amplifiers has been implemented as shown in Fig.2. In order to achieve desired phase margin, two compensation capacitors C c are connected as shown in Fig. 1.In the design process, NMOS transistors give about 4 times better transconductance compared to the same size PMOS transistors; this motivates us to reduce the number of PMOS transistors as much as possible. ...
Similar publications
In this paper, a low power charge pump with high power efficiency is presented. It describes the factors governing the output voltage, power efficiency, output resistance, frequency, power dissipation and the capacitors of the charge pump. The proposed circuit is designed and simulated in Cadence virtuoso tool in 0.18µm CMOS technology. The output...
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software. And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate goal for such application is to reach high performance an...
- [...]
This paper implements a complementary Class-C digitally controlled oscillator (DCO) with differential transistor pairs. The transistors are dynamically biased by feedback loops separately benefiting the robust oscillation start-up with low power consumption. By optimizing three switched capacitor arrays and employing fractional capacitor array with...
Single-phase ac/dc or dc/ac systems are inherently subject to the harmonic disturbance that is caused by the well-known double-line frequency ripple power. This issue can be eased through the installation of bulky electrolytic capacitors in the dc link. Unfortunately, such passive filtering approach may inevitably lead to low power density and limi...
In this paper, we propose a discrete-time IIR low-pass filter that achieves a high-order of filtering through a charge-sharing rotation. Its sampling rate is then multiplied through pipelining. The first stage of the filter can operate in either a voltage-sampling or charge-sampling mode. It uses switches, capacitors and a simple gm-cell, rather th...
Citations
... The main op-amp provides the high unity-gain frequency whereas the gainboosting op-amps improve the open-loop DC gain without affecting the frequency behaviour. Nevertheless, this technique may raise two crucial problems, which are pole-zero doublet and instability [14]. The pole-zero doublet results in the degradation of settling time because the doublet appears as a slow exponential term in the step response of the op-amp. ...
This paper demonstrates the design of integrated 8-bit pipelined ADC and DAC for Bluetooth Low Energy (BLE) system. The op-amp has provided sufficient open-loop DC gain to guarantee the excellent performance of ADC. While the hybrid DAC, which has been partitioned equally into two sub-segments, i.e. current-steering and binary-weighted resistor architectures operated with low power consumption and maintained good performance. This design has been performed using Silterra 180 nm CMOS process technology with the supplied voltage of 1.8 V. The silicon area is 3.02 mm^2. Post-layout simulation results exhibited the integrated ADC and DAC have integral non-linearity (INL) errors of −1.0/+0.5 LSB and −1.0/+1.0 LSB, respectively and consumed 39.6 mW for data conversion.
