Fig 4 - uploaded by Huawei Li
Content may be subject to copyright.
Source publication
![Fig. 1. Abstract onion rings and corresponding concrete state trace [4].](profile/Huawei-Li-3/publication/282459965/figure/fig1/AS:614295666688012@1523470908316/Abstract-onion-rings-and-corresponding-concrete-state-trace-4_Q320.jpg)
Test generation for hard-to-reach states is important in functional verification. In this paper, we present a path constraint solving-based test generation method (PACOST) which operates in an abstraction-guided semiformal verification framework to cover hard-to-reach states. PACOST combines concrete simulation and symbolic simulation on the design...
Similar publications
In Coverage Driven functional verification is a measure of the completeness of a set of tests and the measurable actions is called a coverage task. Functional coverage is defined as functional requirements derived from the user's requirement and test plan specifications. A coverage driven test generator finds paths through the finite state machine...
The paper describes a structure of the automated measuring system used to control digital ASICs electrical and functional parameters. The automated measuring system is based on National Instruments PXI modules. The PXI-7954R module is the most significant module in the system. Hardware and software operations of the measuring system are discussed i...
This tutorial aims to provide an overview of the key validation and verification challenges faced in today’s high performance microprocessor design companies and describes the methodologies used to overcome the challenges. Presenters survey state-of-the-art techniques and compare the experiences of adopting these techniques at both industrial flows...
Citations
Recently, agile hardware design (AHD) methodology has been proposed to alleviate the productivity crisis brought by the growing complexity of modern microprocessor design. One of the key techniques in AHD is the adoption of hardware construction languages (HCLs) which have greatly improved the design productivity. However, the adoption of HCLs arises new challenges to design verification. In this paper, we proposed an enhanced coverage-directed dynamic verification technique for microprocessor RTL designs modeled using PyRTL HCL. The intention of the proposed method is to achieve higher coverage in dynamic verification.
The proposed method is a hybrid between symbolic simulation and grammar-based fuzz testing, which offsets the disadvantages of each separate technique. We define Full Multiplexer Toggle Coverage (FMTC) to trace and provide feedback to the verification process. The achievement of high coverage is obtained by interleaving symbolic simulation and grammar-based fuzz testing passes. The symbolic simulation pass is used to generate tests that direct the testing to untouched corners, while the grammar-based fuzz testing pass is used to leverage test generation tasks and to enable the method to deal with microprocessor designs with a specific instruction set architecture (ISA). In addition, to further reduce testing cost, we propose a test compression technique to compress the generated test instructions by dropping redundant instructions.
Finally, we implement all the enhancements in a test generation tool, named MPFuzz. Experimental results show that MPFuzz can efficiently generate test instructions for microprocessor RTL designs. The test instructions generated by MPFuzz can achieve higher coverage at least four times than that by the state-of-the-art fuzzing-based RTL test generation tool.
With the growing complexities of modern SoC designs and increasingly shortened time-to-market requirements, new design paradigms such as outsourced design services have
emerged. Design abstraction level has also been raised from RTL to ESL. Modern SoC designs in ESL often integrate a variety of third-party behavioral intellectual properties, as well as intensively utilizing EDA tools to improve design productivity. However, this new design trend makes modern SoCs more vulnerable to hardware Trojan attacks. Although hardware Trojan detection has been studied for more than a decade in RTL and lower levels, it has only recently gained attention in ESL designs. In this paper, we present a novel approach for generating test cases by selective concolic testing to detect hardware Trojans in ESL. We have evaluated our approach on an open source benchmark that includes various types of hardware Trojans. The experimental results demonstrate that our approach is able to detect hardware Trojans effectively and efficiently.
