Fig 4- - uploaded by Robert Shuler
Content may be subject to copyright.
Source publication
Techniques are described for minimizing the number of cells in a digital logic library, scaling and porting the cells to process nodes that do not nominally support scaling, and increasing the separation of critical node pairs without unduly disrupting the design process. A new compact modular 8T self-voting latch reduces circuitry by over half, al...
Context in source publication
Context 1
... the bonding structure can be obtained from the vendor, but increasingly pads are treated as IP). While the DICE was originally designed as a "dual interlocked" circuit, there is a long running trend to minimize its area by drawing both halves as one circuit, as in Figure 4. This is counter-productive at nanoscale as it brings the critical node pairs too close together, and in fact the point of Menuoni's investigation is that: "... the tolerance to SEU is affected by the charge sharing between sensitive nodes for DICE latches designed with highly scaled processes. ...
Similar publications
Memory cells are more susceptible to soft errors. A new approach of designing memory core and logic
is considered using Nano PLA architecture and Nanomemory. We introduce a new approach to design faultsecure
encoder and decoder circuitry for memory designs. The key novel contribution of this paper is identifying
and defining a new class of error-co...
Citations
... We also include TMR with a new ten-transistor Compact Voting Latch (CVL) used in association with a modular block technique for automatic coupling of the voting circuits. These circuits have been previously described [1], but for some of them this is the first report of test results. The TAG4 is topologically a latch version of a "biascoupled" memory cell patented by Dooley in 1994 [2], and therefore freely available for use since 2015. ...
We describe heavy ion tests of RHBD configurations (varying guard timing, spacing, number of strings), including DICE, TAG4, TMR, I/O pads and a new 10T voting latch, to identify strategies for a portable nanoscale library. The TAG4, now off patent, provides superior performance to DICE. Large critical node separation requirements in bulk 65 nm are inferred. The new 10t voting latch performs as well as conventional TMR. A voting by block placement strategy demonstrates rapid reconfiguration for increased critical node group separation, and near optimal layout efficiency.
This article presents the design of an
LC
-Tank voltage-controlled oscillator (VCO) for space and high-energy physics (HEP) applications. The main goal of this work is to design a radiation-hard oscillator to be integrated into a phase-locked loop (PLL), compliant with (but not limited to) SpaceFibre protocol requirements, which is able to support the 6.25 GHz frequency. The full custom schematic and layout of the
LC
-VCO are reported in this work. The
LC
-VCO is implemented in a commercial 65 nm CMOS technology, and its electrical characterization highlights a tuning range (TR) from 5.4 to 6.8 GHz. An experimental chip was fabricated and irradiated with X-rays up to 1 Grad (SiO
<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub>
) total ionizing dose (TID) level at CERN facility. The TID experiment and measurement results are analyzed and discussed. The
LC
-VCO shows a frequency degradation of 2.54% and a 3.34% increment in phase noise at 1 Grad TID. The results achieved are of interest for both space and HEP applications.
A significant increase in the accuracy of a conventional bipolar monolithic radio-frequency bipolar peak detector is robustly achieved over a wide amplitude range using a simple nonlinear loading circuit. The loading circuit provides two voltage-controlled auxiliary currents which cancel the errors by altering the original DC currents flowing through the core transistors, according to the level of the detected voltage. Expressions are derived for the auxiliary currents for perfect error cancellation; a good approximation is provided by a simple cross-coupled transistor pair, but more complex circuit structures can be employed for enhanced range and/or robustness. Because the loading circuit operates essentially at DC, the high-frequency nature of the original peak detector is preserved. The presented concept and its various circuit implementations are discussed and validated in simulation, and are expected to work in a large variety of modern bipolar or BiCMOS integrated-circuit technologies, where parasitics-free, simple exponential-law models accurately represent the operation of the transistors up to very high frequencies.
http://europractice-ic.com/docs/2015%20europractice_activity%20report.pdf
