Figure 2 - uploaded by Ryszard S Romaniuk
Content may be subject to copyright.
Download
View publication
The example of algorithm description in Python Code. 

The example of algorithm description in Python Code. 

Source publication
Table 1 . Example microinstructions.
Figure 2. The example of algorithm description in Python Code. 
Figure 3. The example of Python parameters section. 
Figure 4. The example of output VHDL code. 
Figure 5. The example of output VHDL code. 
Algorythmic synthesis using Python compiler
Article
Full-text available
  • Sep 2015
Algorythmic synthesis using Python compiler, Proc.SPIE 9662; This paper presents a python to VHDL compiler. The compiler interprets an algorithmic description of a desired behavior written in Python and translate it to VHDL. FPGA combines many benefits of both software and ASIC implementations. Like software, the programmed circuit is flexible, a...
Cite
Download full-text

Context in source publication

Context 1
... has been choosen as HLPL. Example of matrix multipling algorithm descritipion is presented in Figure 2. ...

Similar publications

Fig. 1. Different layer types in an example CNN.
Table 1 . Main Differences between the Three CAs
Fig. 2. ASU-like CA tiling schemes and hardware architecture.
Table 3 . Frequency, Effective Performance, and Image Processing for...
+5 Fig. 4. Intel-DLA-like CA and the internal architecture of each...
You Cannot Improve What You Do not Measure: FPGA vs. ASIC Efficiency Gaps for Convolutional Neural Network Inference
Article
Full-text available
  • Dec 2018
Recently, deep learning (DL) has become best-in-class for numerous applications but at a high computational cost that necessitates high-performance energy-efficient acceleration. The reconfigurability of FPGAs is appealing due to the rapid change in DL models but also causes lower performance and area-efficiency compared to ASICs. In this article,...
View
Fig. 1. Proposed 8-bit and 16-bit BCD to Binary Converters.
Fig. 2. Proposed 8-bit and 16-bit Binary Converters with compressors.
Fig. 3. 4-bit multiplier.
Fig. 4. n-bit BCD-Adder.
+6 Fig. 5. n-bit decimal multiplier.
Decimal multiplication using compressor based-BCD to binary converter
Article
Full-text available
  • Feb 2018
The objective of this work is to implement a scalable decimal to binary converter from 8 to 64 bits (i.e 2-digit to 16-digit) using parallel architecture. The proposed converters, along with binary coded decimal (BCD) adder and binary to BCD converters, are used in parallel implementation of Urdhva Triyakbhyam (UT)-based 32-bit BCD multiplier. To i...
View