Fig 1 - uploaded by Roohollah Amiri
Content may be subject to copyright.
Download
View publication
Tanner graph of the H-matrix in (1)

Tanner graph of the H-matrix in (1)

Source publication
Fig. 1: Tanner graph of the H-matrix in (1)
Fig. 2: Data interleaving/deinterleaving process [4]
Fig. 3: LDCP decoder data flow
Fig. 4: Tegra-TK1 development board
Fig. 5: Measured throughputs for 10 layered decoding iterations (1 − 7...
Multi-Stream LDPC Decoder on GPU of Mobile Devices
Conference Paper
Full-text available
  • Dec 2018
Low-density parity check (LDPC) codes have been extensively applied in mobile communication systems due to their excellent error correcting capabilities. However, their broad adoption has been hindered by the high complexity of the LDPC decoder. Although to date, dedicated hardware has been used to implement low latency LDPC decoders, recent advanc...
Cite
Download full-text

Context in source publication

Context 1
... by a Tanner graph which is a bipartite graph. An LDPC graph consists of a set of variable nodes, a set of check nodes, and a set of edges E. Each edge connects a variable node to a check node. For example, when the (i, j) element of an H-matrix is '1', the ith check node is connected to the jth variable node of the equivalent Tanner graph. Fig. 1 illustrates the equivalent Tanner graph for a 10 variable nodes and 5 check nodes, (10, 5), LDPC code with H-matrix in (1) [20]. The general decoding algorithm of LDPC codes is based on the standard two-phase message passing (TPMP) principle described in [11]. This algorithm works in two phases. In the first phase, all the variable ...

Similar publications

Figure 1: Geek bench scores
A survey of Apple A11 Bionic processor
Article
Full-text available
  • Mar 2018
Apple Inc. has developed certain ranges of so called "System on Chip" (SoC) as well as "System in Package" (SiP) processors for the empowerment of their mobile consumer devices. The combination of these chips constitutes a central processing unit for the mobile devices. Before the advancement of the Apple "A" series of System on Chip, Apple has bee...
View
Fig. 1: Tanner graph of the H-matrix in (1)
Fig. 2: Data interleaving/deinterleaving process [4]
Fig. 3: LDCP decoder data flow
Fig. 4: Tegra-TK1 development board
Fig. 5: Measured throughputs for 10 layered decoding iterations (1 − 7...
Multi-Stream LDPC Decoder on GPU of Mobile Devices
Preprint
Full-text available
  • Dec 2018
Low-density parity check (LDPC) codes have been extensively applied in mobile communication systems due to their excellent error correcting capabilities. However, their broad adoption has been hindered by the high complexity of the LDPC decoder. Although to date, dedicated hardware has been used to implement low latency LDPC decoders, recent advanc...
View