Figure 17 - uploaded by Shrikanth Shirakol
Content may be subject to copyright.
Download
View publication
Simulation of full adder using threshold logic technique.  

Simulation of full adder using threshold logic technique.  

Source publication
Table 2. Comparison of GDI, threshold logic and GDITL based full adders. 
Figure 10. Symbol of Majority gate and C out generator circuit using...
Figure 11. 10 N SUM generator [2].  
Figure 12. Producing C out by using threshold logic and C out generator...
+7 Figure 13. GDI XOR based SUM generator.  
Design, Implementation and Performance Analysis of 1-Bit CMOS Full Adder using GDITL
Article
Full-text available
  • Aug 2014
In Modern VSLI technology, the systems with high speed and lower power processors plays vital role. Any hardware which involves computation technique, if processor is a heart of the system, then the Arithmetic Logic Unit is considered to be a brain of the system. The major computation is with respect to addition and hence full adders are the basic...
Cite
Download full-text

Similar publications

Fig. 1: Reduction of partial products of 4×4 dadda approach 
Fig. 2: Conventional full adder circuit diagram 
Fig. 3: Optimized full adder circuit diagram 
Fig. 4: Carry generation of 4-bit Brent Kung adder 
+3 Fig. 5: Preprocess circuit diagram for 4-bit Brent Kung adder 
Low Power and Efficient Dadda Multiplier
Article
Full-text available
  • Jan 2015
In this study an area optimized Dadda multiplier with a data aware Brent Kung adder in the final addition stage of the Dadda algorithm for improved efficiency has been described in 45 nm technology. Currently the trend is to shift towards low area designs due to the increasing cost of scaled CMOS. An area reduced full adder is the key component in...
View