Figure 1 - uploaded by Remus Albu
Content may be subject to copyright.
Source publication
An integrated power amplifier is developed for CRT drivers using a high-voltage high-speed silicon-on-insulator process technology. A measured fall-time of 4.07ns is achieved for a 44.8V change on a 10.5pF load, corresponding to a slew-rate of 8800V/µs, while maintaining a static power dissipation of less than 0.7W per channel. This represents stat...
Contexts in source publication
Context 1
... simplified block diagram of the driver for a single colour channel is shown in Figure 1. feedback. ...
Context 2
... schematic for the driver is shown in Figure 2. For the output buffer in Figure 1, a cascaded class AB stage with no crossover distortion is used. Figure 2. Simplified schematic for one colour channel of CRT driver The dc quiescent value of the output voltage (defined for circuit of Figure 2 as Vout when Vin is 3V dc ) can be easily changed by adjusting current sources I 1 and I 2 and is set to 50V. ...
Similar publications
This paper presents the analysis of various 10-transistor CMOS 1-bit full adder circuits in terms of their output levels and finds out the suitable adder cell at 200 mV in subthreshold region at 16-nm technology node for ultra-low power applications. This paper also provides worst case output levels (sum and carry) of all the analyzed adder cells (...
This paper presents a mathematical model which describes the behavior of the electric arc in power circuits. The arc is studied like a circuit component. Arc equations are analyzed for static and dynamic situations to define a small signal model. Simulation results and experimental results are given for common arc ignition cases.
The scaling down of technology in CMOS circuits, results in the down scaling of threshold voltage thereby increasing the sub-threshold leakage current. LECTOR is a technique for designing CMOS circuits in order to reduce the leakage current without affecting the dynamic power dissipation, which made LECTOR a better technique in leakage power reduct...
We have been developing neutron color image intensifiers (hereafter abbreviated as NCIIs) for static neutron sources. With the recent progress of high power pulsed neutron sources, needs for energy selective neutron imaging are increasing. To fulfil suchrequirements, we have newly developed NCIIs having a high-speed blanking (gating) circuit and an...
We present simulations for ultra-thin body, fully-depleted, double-gate (DG) silicon-on-insulator (SOI) devices that can be readily optimized for both static power loss and performance by dynamically shifting the threshold voltage during operation. A small number of simple circuits are analyzed and it is demonstrated that subthreshold power can be...
Citations
The paper presents an approach for the design of high-voltage (HV) current-controlled switches. HV switch structures, properties, application possibilities as well as ways of merging these switches into structure of HV signal processing components, are discussed. New HV switch structures are specialized and modified for specific applications. The switch applications include voltage switching with minimized current-load imposed on circuitry attached to input and output side of the proposed switches, as well as current switching with minimal or no current load to the current-mode signal-path, in HV power and smart-power integrated systems, like DC/DC converters or output power stages. The switch structures and modes of operation are introduced, simulated and discussed.
In order to achieve a high breakdown voltage (BV) and to realize self-isolation in high-voltage ICs (HVICs), a novel high-voltage n-channel lateral double-diffused MOS (LDMOS) with a buried n-island layer (BNIL) placed at the interface between a p-type silicon-on-insulator (SOI) layer and a buried-oxide (BOX) layer (BNIL SOI) is proposed. Its breakdown mechanism is investigated theoretically and experimentally. In a high-voltage blocking state, the ionized donors in the depleted n-islands make the electric field in the n-islands monotonously increase rather than decrease, as exhibited in the p-SOI region. This leads to an increase in the SOI layer bottom-interface field strength from 10 V/μm in the conventional p-SOI to 27 V/μm in the BNIL SOI, and as result, the electric field strength in the BOX, i.e., E<sub>I</sub>, increases from 30 to 82 V/μm. The holes collected in the space between the depleted n-islands help maintain the high EI . Consequently, the BV is enhanced. The p-SOI layer, along with the implanted n-drift region and discontinuous buried n-islands, is demonstrated to have enhanced self-isolation, which removes the need for deep dielectric isolation trenches in power ICs. The dependence of breakdown characteristics and isolation performance on the structure parameters has been analyzed. A test self-isolation SOI HVIC with a 660-V BNIL LDMOS has been fabricated in a 20-μm SOI layer over a 4-μm BOX layer, which has verified the feasibility and validity of the new concept.
High resolution display applications require both high-voltage and high-speed to realize low-dissipation video amplification. This paper presents a complementary 160V 2GHz silicon-on-insulator technology where LDMOS device structures are designed utilizing three-dimensional RESURF depletion. These structures exhibit a static power dissipation-switching speed figure-of-merit which is at least a factor-of-two lower than any technology reported-to-date. A 50MHz-bandwidth video amplifier with a 8800V/μs slew-rate and static power dissipation less than 0.8W/channel has been fabricated, validating the intrinsic performance benefit of thin-layer silicon-on-insulator for high-voltage high-bandwidth application.
