Figure 4 - available via license: Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International
Content may be subject to copyright.
Download
View publication
Scheme of differential phase detector After the differential circuit, the input digital signal INSIGNAL (Manchester code) is output to B as the edge detection signal, corresponding to the input signal. Its simulation diagram is shown in Figure 5. 

Scheme of differential phase detector After the differential circuit, the input digital signal INSIGNAL (Manchester code) is output to B as the edge detection signal, corresponding to the input signal. Its simulation diagram is shown in Figure 5. 

Source publication
Figure 1. Diagram of system design 
Figure 3. Scheme of digital PLL top-level module 
Figure 4. Scheme of differential phase detector After the differential...
Figure 6. Simulation result of the leading pulse D Figure 7. Simulation...
+3 Figure 8. Simulation diagram of the control module 
FPGA-based Digital Baseband Transmission System Performance Tester Research and Design
Article
Full-text available
  • Mar 2017
Communication System Transmission Performance Tester, as a digital communication system design and testing equipment, plays an important role in the construction and daily maintenance of the communication system. The paper presents a kind of tester, which is designed using Cyclone IV FPGA (Field Programmable Gata Array) and VHDL (Very High Speed In...
Cite
Download full-text

Contexts in source publication

Context 1
... phase detector is composed of differential circui and a phase comparator cir- cuit which consists of two AND gates, as shown in Figure 4. Edge detection signal B are respectively applied to two AND gates: the deduction gate AND2 and the addition gate AND3 (in Figure 4). ...
Context 2
... phase detector is composed of differential circui and a phase comparator cir- cuit which consists of two AND gates, as shown in Figure 4. Edge detection signal B are respectively applied to two AND gates: the deduction gate AND2 and the addition gate AND3 (in Figure 4). If CLK is ahead of B, then AND3 is blocked, and AND2 sents a leading pulse D, as shown in Figure 6. ...