Fig 2 - uploaded by C. R. Balamurugan
Content may be subject to copyright.
Schematic Diagram of JK flip flop.  

Schematic Diagram of JK flip flop.  

Source publication
Article
Full-text available
This paper proposes a new topology of symmetric multilevel inverter operated in symmetric mode. Two control methods are proposed in this paper. They are digital and embedded controller. By using logic gates and flip flop pulses are generated as digital signal. To generate pulse using embedded controller codlings are written. To improve the switchin...