Figure 5 - available via license: Creative Commons Attribution 3.0 Unported
Content may be subject to copyright.
Source publication
In all the arithmetic operations, addition is one of the most important and initial operations used in most of the mathematical equations. The operation is performed by many adders present in the digital world. These adders give us carries with preferred delay and power. The three main features like structure, logic, and compact circuit layout help...
Context in source publication
Context 1
... if the Ripple carry algorithm references constant updates, the updates are rarely reflected in a source switch. Figure 5 shows a prominent event designed to add two carry generations. The Carry propagates across the Adder, with the upper 4 bits executing the path through another path. ...
Citations
... Adders and Multipliers are the most recurring and critical subsystem blocks in any VLSI architecture [30][31][32]. The fundamental circuits in the architecture of any given adder or multiplier are Half Adder (HA) and Full Adder (FA) respectively [20]. ...
In the process of Electroencephalogram (EEG) acquisition, the electrical signals from the brain are contaminated by numerous noise sources and artifacts. American Clinical Neurophysiology Society recommends digital filtering of acquired EEG signals with an upper cut-off frequency of 70 Hz before display in digital encephalography systems. We propose a linear symmetrical FIR filter architecture for filtering EEG signals using approximate computation techniques. Approximate computation techniques result in lower hardware resources and lower power consumption with some compromise in quality. Software tools used for this study include MATLAB (and its FDA tool) and Xilinx ISE 14.7. The chosen target platform is the Spartan-3e starter FPGA board. We propose the architecture for an Approximate Dadda Tree Multiplier. The proposed approximate multiplier consumes 25% lesser slices and 35.18% lower dynamic power than state-of-the-art approximate multipliers. The proposed FIR filter consumes 19.77% lesser LUTs and 34.97% lower power than state-of-the-art symmetric FIR filter architectures.
