Figure 1 - available via license: Creative Commons Attribution 4.0 International
Content may be subject to copyright.
Source publication
We present a new analog circuit exhibiting high bandwidth and low distortion, specially designed for signal correlation in an ultra-wideband receiver front end. The ultra-wideband short impulse signals are correlated with a local pulse template by the correlator. A comparator then samples the output for signal detection. A typical Gilbert mixer cor...
Contexts in source publication
Context 1
... correlator is one of the key parts of the receiver front- end, which also includes a low-noise amplifier (LNA) and a comparator [5], as shown in Figure 1. The received signal is correlated with the local template impulse during a certain period, normally the pulse repetition period or the symbol period, and its output is sampled and held to detect whether there is a signal in the observing window. ...
Context 2
... cascode positive-channel metal-oxide semiconductor (PMOS) active load is used to increase its output resistance and to reduce the negative discharging current, though as a tradeoff, this results in an increase of the power supply volt- age. Figure 10 shows the output peak voltage versus the time that the centers of RF pulses are ahead of the LO pulses. It can be seen that the maximum of the peak voltage occurs at 20 picoseconds (i.e., when the LO pulses are 20 picosec- onds earlier than RF pulses), which means that the latency of the predistortion module is about 20 picoseconds. ...
Context 3
... integration voltage on the capacitor load is sampled and the difference between the RF and LO pulses is evaluated based on the sampled value by the com- parator. Simulations of different pulse magnitude and polarity are shown in Figure 11 (all voltages in the figure are peak-to- peak values; single-pulse correlation case). As the input volt- age increases, the output grows linearly until one of the two input signals begins to saturate. ...
Similar publications
A novel four-quadrant analog multiplier using floating gate MOS (FGMOS) transistors operating in the saturation region is presented. The drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only six F...
In this paper, a CMOS four quadrant multiplier based on flipped voltage follower and differential squaring circuit is presented. The proposed circuit has a compact architecture operating at a higher speed and a higher input voltage range compared to the previously presented structures. The transistors operate in the both saturation and ohmic region...
A study and comparison between current mode CMOS analog multiplier, CMOS current mode multiplier/divider and high frequency four quadrant current multiplier has been carried out in this paper. Current multiplier has been simulated in SPICE with 0.35μm, 0.5µm. Simulation have been done with supply voltage of 3.3V, 1.5V and 1.55V respectively. The si...
![Fig. 1. a) Conventional WTA [1], b) Flipped voltage follower (FVF) [2],...](profile/A-Diaz-Sanchez/publication/270443632/figure/fig4/AS:667837559496711@1536236290284/a-Conventional-WTA-1-b-Flipped-voltage-follower-FVF-2-and-c-proposed_Q320.jpg)
A low-voltage differential version of a high performance voltage follower is presented. The proposed circuit is very compact, and symmetric with respect to the input devices. Both differential input devices are enhanced by local shunt feedback, increasing the gain and, thus, reducing the output resistance for higher precision. The circuit has prove...
Citations
... Thus it is difficult to realize the ADC. The advantage of analog correlator is that it can process the signals in real time and provide a continuous output at a low frequency and thereby remove the need of special ADC requirement in the receiver[3]. Thesis discusses the Design of an Analog correlator for 22-29GHz frequency band for vehicular radar application. ...
This chapter presents the design of a UWB impulse receiver and its core components of UWB LNA and correlator. The UWB LNA employs the cascoded common-source inductively degenerated topology with an extended UWB ladder matching network. The shunt-peaking topology is also implemented for the LNA to further improve its performance at the high-frequency end. The LNA utilizes the PGS spiral inductors designed for high Q to further improve the LNA’s performance. The return losses of the LNA with the source-follower buffer for both the input port and output port are better than 10 dB over the entire UWB band of 3.1–10.6 GHz. The reverse isolation of the LNA of more than 40 dB is also achieved over the UWB range. The UWB LNA achieves the maximum gain of 12.4 dB over the UWB band. The UWB LNA possesses an average NF of 5.8 dB over the entire UWB band. The UWB multiplier of the UWB correlator is based on the transconductor multiplier structure with the central component of CMOS programmable transconductors. It converts the input voltage signal into differential current to realize the multiplication. The shunt-peaking topology is also applied at the output, which achieves the pole-zero cancellation and extends the multiplier bandwidth from 2 to 10 GHz for un-load situation, and 7 GHz for buffer-load condition. Finally, the UWB LNA is integrated with the UWB multiplier and template pulse generator to form the UWB impulse receiver, which demonstrates its ability to receive and convert sub-nano-second pulse signals to baseband signals for UWB impulse systems.
An ultra-broadband analog correlator consisting of a four-quadrant multiplier and an ultra-fast resettable integrator using only NPN transistors was designed, fabricated, and measured. For the integrator, a cross-coupled transistor pair is used as a negative resistance generator. A novel ultra-fast reset circuit is implemented which allows to reset the integrator within very short time of 120 ps. The chip was fabricated using 130 nm SiGe BiCMOS technology with fT of 250 GHz and f max of 300 GHz. In the measurements carried out on printed circuit board, the correlator operated without noticeable performance degradation with inputs up to 33 Gbps which correspond to a bandwidth of more than 24 GHz. The correlator exhibits high linearity with output P1dB of more than 9.9 dBm (700 mV diff ) for both inputs. It dissipates 122.5 mW for the core circuit excluding the 50 Ω output driver. To the knowledge of the authors, the circuit represents the fastest analog correlator published so far. It can be used for spread spectrum communication, radar signal processing, and measurement applications.
The front-end circuit for DS-CDMA (direct-sequence code division multiple access) Ultra-wideband communication systems is very complicated, A simplified RAKE receiver was developed which avoids the analog correlation for each finger by moving the finger combination to the back-end digital circuit by using correlation, which simplifies the front-end circuit. Analysis of the bit error rate performance of the simplified RAKE receiver shows that the hardware cost of the receiver is 1/16 of a traditional receiver.
This paper presents a CMOS impulse radio ultra-wideband (IR-UWB) receiver implemented using IBM 0.13um CMOS technology for inner/inter-chip wireless interconnection. The IR-UWB receiver is based on the non-coherent architecture which removes the complexity of RF architecture (such as DLL or PLL) and reduces power consumption. The receiver consists of three blocks: a low noise amplifier (LNA) with active balun, a correlator, and a comparator. Simulation results show the die area of the IR-UWB receiver of 0.2mm2, a power gain (S21) of 12.5dB, a noise figure (NF) of 3.05dB, an input return loss (S11) of less than -16.5dB, a conversion gain of 18dB, a NFDSB of 22. The receiver exhibits a third order intercept point (IIP3) of -1.3dBm and consumes 22.9mW of power on the 1.4V power supply.
In this paper, Multiplicative shift register and the analog correlator using a DS-SS method produced a prototype of the Short Range Radar is an introduction to the structure, the experimental results are discussed. For better resolution in radar use of the fast signal is needed. Multiplicative shift register, the fast signal generation by using parallel and, serializer get by using high-speed sequence. Correlation of the signal processing operations by the analog rather than digital methods consist of the advantages of low cost and low power consumption can be achieved. Near-far problem to solve the power output was controlled in conjunction with code phase. This section is intended for short-range information to validate the capability to expand, but it applies to the design parameter of a more general-purpose radar system can be applied.
A single-chip broadband CMOS receiver front-end, integrating a low-noise amplifier (LNA), a correlator, and a template pulse generator, was investigated in nonsinusoidal time-domain environment for possible use as an impulse-type ultra-wideband (UWB) receiver front-end. Particularly, the CMOS LNA and the multiplier making up the core component of the correlator were designed, fabricated, and tested to verify operation in the UWB range. Time-domain results of the integrated CMOS receiver front-end demonstrate its workability as a receiver for nonsinusoidal UWB applications. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 2590–2595, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24682
An analog correlator for ultra-wideband (UWB) vehicular short-range radars (V-SRR) is presented. The correlator is designed for operation at 22-29GHz using the IBM 90nm RFCMOS process. The correlator consists of a multiplier, a Gm-C integrator, and a post amplifier. A novel four-quadrant transconductance multiplier (FQTM) is proposed to achieve high gain, and a Gm-C integrator is designed to improve the holding time of the correlator. Simulations show that the proposed FQTM has 9.54dB gain increase, and the correlator achieves 2.3ns of holding time and uses 15 mW of power.
Estimating the spectral characteristics of a nonstationary random process is
an important but challenging task, which can be facilitated by exploiting
structural properties of the process. In certain applications, the observed
processes are underspread, i.e., their time and frequency correlations exhibit
a reasonably fast decay, and approximately time-frequency sparse, i.e., a
reasonably large percentage of the spectral values is small. For this class of
processes, we propose a compressive estimator of the discrete Rihaczek spectrum
(RS). This estimator combines a minimum variance unbiased estimator of the RS
(which is a smoothed Rihaczek distribution using an appropriately designed
smoothing kernel) with a compressed sensing technique that exploits the
approximate time-frequency sparsity. As a result of the compression stage, the
number of measurements required for good estimation performance can be
significantly reduced. The measurements are values of the discrete ambiguity
function of the observed signal at randomly chosen time and frequency lag
positions. We provide bounds on the mean-square estimation error of both the
minimum variance unbiased RS estimator and the compressive RS estimator, and we
demonstrate the performance of the compressive estimator by means of simulation
results. The proposed compressive RS estimator can also be used for estimating
other time-dependent spectra (e.g., the Wigner-Ville spectrum) since for an
underspread process most spectra are almost equal.
