Fig 5 - uploaded by Li Jiang
Content may be subject to copyright.
Download
View publication
Multi-level Memristor Storing 3-bit weight Figure 5 illustrates an example of an 8-level (3bits) memristor with linear conductance level (where it may behave as nonlinear in real designs [37]). The distribution curve shows

Multi-level Memristor Storing 3-bit weight Figure 5 illustrates an example of an 8-level (3bits) memristor with linear conductance level (where it may behave as nonlinear in real designs [37]). The distribution curve shows

Source publication
Fig. 1: (a) Memristor crossbar performs maxtrix-vector multiplication....
Fig. 2: Illustration of filter-wise, channel-wise and shape-wise...
Fig. 3: Structured weight pruning and reduction of hardware resources
Fig. 4: Weights Mapping on Memristor crossbars
+3 Fig. 5: Multi-level Memristor Storing 3-bit weight Figure 5 illustrates...
An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM
Preprint
Full-text available
  • Aug 2019
The high computation and memory storage of large deep neural networks (DNNs) models pose intensive challenges to the conventional Von-Neumann architecture, incurring substantial data movements in the memory hierarchy. The memristor crossbar array has emerged as a promising solution to mitigate the challenges and enable low-power acceleration of DNN...
Cite
Download full-text