Fig 4 - uploaded by Chunduri R S Hanuman
Content may be subject to copyright.
Download
View publication
Logic diagram of 6-bit carry save adder

Logic diagram of 6-bit carry save adder

Source publication
Fig. 2 Vertical and cross-wise operations for 3*3 UT multiplier
Fig. 3 Logic diagram of 3*3 UT multiplier
Fig. 4 Logic diagram of 6-bit carry save adder
Fig. 5 24-bit UT multiplier architecture
+12 Fig. 6 Pipelined 32-bit Floating-point divider using Urdhv-Triyakbhyam...
Implementation of high precision/low latency FP divider using Urdhva–Tiryakbhyam multiplier for SoC applications
Article
Full-text available
  • Jun 2020
The increasing demand of Industrial and Scientific data intensive applications are higher precision arithmetic with reduced computation time. In this paper, we designed a high-precision, fully pipelined 32-bit floating-point (FP) divider using Newton–Raphson (NR) algorithm realized with Urdhva–Tiryakbhyam (UT) multiplier for System on Chip applicat...
Cite
Download full-text

Context in source publication

Context 1
... general methods. Both vertical and Cross-wise operations were performed parallelly and the results getting by this technique are matched the existing ones with improved precision and accuracy. The 6*6 UT multiplier implemented [26] using four 3*3 UT multipliers and three 6-bit Carry save adders. The 6-bit carry save adder architecture is shown in Fig. 4, realized with 6 Half adders, 5 Full adders and 1 XOR ...