Figure 8 - available via license: Creative Commons Attribution 4.0 International
Content may be subject to copyright.
Download
View publication
Linearization algorithm

Linearization algorithm

Source publication
Figure 1. Digital predistortion concept in amplitude
Figure 2. Overall system
Figure 3. Digital predistorter design blocks
Figure 8. Linearization algorithm
+1 FPGA pin assigments
Metodología de diseño basada en FPGA para la predistorsión digital de amplificadores de potencia
Article
Full-text available
  • Nov 2013
Este artículo describe el diseño e implementación de un sistema de predistorsión digital (DPD) sin memoria para la linealización de amplificadores de potencia. El prototipo del sistema y la arquitectura se implementaron usando un kit de desarrollo DSP-FPGA. La metodología de diseño es descrita en bloques prácticos y analizada en detalle con énfasis...
Cite
Download full-text

Context in source publication

Context 1
... linearization block is based on the algorithm exhibited in Figure 8. ...

Similar publications

Proposed pipeline hardware architecture of Lorenz chaotic system
Obtained 3D attractor from FPGA-design execution of Lorenz chaotic system
Proposed pipeline hardware architecture of Chua chaotic system
Obtained 3D attractor from FPGA-design simulation of Chua chaotic system
+8 Proposed pipeline hardware architecture of Rossler chaotic system
Hardware implementation of digital pseudo-random number generators for real-time applications
Article
Full-text available
  • Mar 2024
This paper introduces the hardware implementation of Digital Pseudo-Random Number Generators (DPRNG) based on chaotic systems. First, high-performance pipeline hardware architectures, respectively, for the 3D Lorenz, 3D Chua, 3D Rossler, and 3D Chen chaotic systems are designed to increase the operating frequency. The study also includes an examina...
View