Figure 4 - uploaded by Megha Agrawal
Content may be subject to copyright.
Source publication
This paper describes an input free MOS transistor circuit which provides ground referenced threshold voltage of PMOSFET on its output and consumes very low power. This VTP extractor is designed using the difference of gate-source voltages in two different size transistors carrying equal currents. The total power consumed by this VT extractor is 133...
Context in source publication
Similar publications
This paper proposes a capacitor-less low dropout regulator (LDO) applied to low power supply to meet the needs of low power consumption and highly integration. In order to improve the transient response of the system, a dynamic bias circuit is designed, which can automatically track the change of load current. In addition, the temperature coefficie...
Ultra-wideband (UWB) applications require low-power and low-noise amplifiers (LNAs) that can operate over a wide frequency range. However, conventional LNAs often suffer from poor linearity and high-power consumption. This research work proposes a novel LNA design that uses the adjusted derivative superposition (DS) technique and feedback to improv...
This paper presents the experimental evaluation of a Differential Pair with Active Loads (DPAL), designed and fabricated with a 0.5 μm CMOS process, when operated at a bias current of 1 nA and a power supply of 1 V. The objective is to verify that this circuit can properly perform analog functions while dissipating 1 nW. Therefore, experimental mea...
A bias stabilization scheme for inverter is introduced. The conventional inverter structure has lent itself as a power-efficient amplifier block for low-power, low-voltage applications. However, its application is restricted due to the limits in its biasing method. This letter introduces an efficient biasing scheme based on forward body bias techni...
