TABLE 1 - uploaded by Burhan Khurshid
Content may be subject to copyright.
Download
View publication
LATENCY COMPARISON FOR16 AND 32-BIT CORDIC

LATENCY COMPARISON FOR16 AND 32-BIT CORDIC

Source publication
TABLE 1 LATENCY COMPARISON FOR16 AND 32-BIT CORDIC
TABLE 2 THROUGHOUT COMPARISON FOR16 AND 32-BIT CORDIC
TABLE 3 POWER COMPARISON FOR 32-BIT CORDIC
TABLE 4 AREA COMPARISON FOR 32-BIT CORDIC
+3 Fig. a folded word serial CORDIC
Performance Analysis of CORDIC Architectures Targeted for FPGA Devices
Article
Full-text available
  • Feb 2012
Digital Signal Processing domain has long been dominated by software systems; however, the state of art signal processing is now again switching back to hardware based solutions. This requires development of algorithms that can be efficiently implemented on different hardware platforms. CORDIC is one such hardware-efficient algorithm that is used i...
Cite
Download full-text

Context in source publication

Context 1
... folded and unfolded structures are analyzed for different performance parameters. Table 1 provides latency ...

Similar publications

shows the device utilization summary for the two structures for an...
Timing Behavior for 16 and 32 Bit Word Lengths
Maximum Operating Frequency for 16 and 32 Bit Word Lengths
Power Dissipation at 50 MHz for 16 Bit Word Length
+1 Power Dissipation at 100 MHz for 16 Bit Word Length
Performance Comparison of Non-Redundant and Redundant FPGA based Unfolded CORDIC architectures
Article
Full-text available
  • Jan 2012
Digital Signal Processing algorithms are known to provide an unbeatable performance in processing the real world data. To assure this real-time throughput requirement, DSP algorithms need to be implemented and optimized for sustaining high data rates while maintaining a flexible tradeoff with performance parameters like area, speed and power. CORDI...
View
Fig. 1. A folded word serial CORDIC
Fig. 2. Unfolded CORDIC design
Fig. 3. Parallel Adder
Fig. 5 shows the generated RTL schematic of the proposed multistage...
+2 Throughput comparison for 32 and 64-bit CORDIC
FPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for Large Operand Word Lengths
Article
Full-text available
  • May 2012
CORDIC is an acronym for COordinate Rotation Digital Computer. It is a hardware-efficient, shift and add algorithm that is used in various digital signal processing applications for computing trigonometric, logarithmic, hyperbolic and other linear and transcendental functions. Traditionally the algorithm is implemented in hardware in two different...
View

Citations

... With digital signal processing switching back to hardware efficient solutions [2], CORDIC came to picture. The CORDIC method of computation basically represents a compromise between the look-up table method and the power series method, wherein the precision of the result is preserved without having to use any considerable amount of on chip memory. ...
FPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for Large Operand Word Lengths
Article
Full-text available
  • May 2012
CORDIC is an acronym for COordinate Rotation Digital Computer. It is a hardware-efficient, shift and add algorithm that is used in various digital signal processing applications for computing trigonometric, logarithmic, hyperbolic and other linear and transcendental functions. Traditionally the algorithm is implemented in hardware in two different styles: folded and unfolded. Unfolded structures are pipelined to increase the throughput of the structure. This paper implements the algorithm in normal unfolded style, but using multistage pipelined adders. The resulting structure is compared against the traditional unfolded and pipelined approaches and is shown to have an improved throughput. The structure has been coded in VHDL and implemented using Xilinx FPGA synthesis tool. The algorithm has been simulated for sine and cosine function evaluation. The simulations are carried out using Xilinx ISim tool.
View