Fig 3 - uploaded by Hiroshi Kawaguchi
Content may be subject to copyright.
Source publication
We propose an elastic pipeline architecture that can apply dynamic voltage scaling (DVS) to a dedicated hardware, and implement
the elastic pipeline to a portable H.264/AVC decoder LSI with embedded frame buffer SRAM. A supply voltage and operating frequency
are decreased by a feedback-type voltage/frequency control algorithm. In a portable H.264/A...
Similar publications
The human attention span is continuously decreasing, and the amount of time a person wants to spend on reading is declining at an alarming rate. Therefore, it is imperative to provide a quick glance of important news by generating a concise summary of the prominent news article, along with the most intuitive headline in line with the summary. When...
Citations
... ST has also been applied to embedded video decoding applications like H.264 decoders, as shown by Pal [23] or Sakata [24]. In the former, the concept of ST was applied to dynamic core allocation on embedded multicore platforms, taking advantage of the ST to shut off unneeded cores. ...
Nowadays there is a pervasive utilization of consumer-electronics mobile devices with powerful multimedia capabilities. The suitable management of their power consumption is critical in order to meet the user expectations in terms of battery lifetime. But the reduction of the dynamic-power component of the consumption may sometimes impair the quality of multimedia experience (QoE), which is not always acceptable. This paper proposes a closed-loop control system that can monitor the QoE in the form of the slack time of video decoding tasks and act on the CPU frequency to regulate it. Some results are presented in comparison with dynamic Linux governors which show a suitable behavior in guaranteeing enough QoE, even with power savings of almost 5% and low overhead. This enables its use as an assistant part of dynamic-power savers.
