Fig 1 - uploaded by Rajeev Kumar
Content may be subject to copyright.
Functional segment diagram Full-adder.
Source publication
Contexts in source publication
Context 1
... A B ⊕ which are used to drive other circuits to acquire the sum outputs. The functional segment diagram of the F-A is showing in fig.1. Most improvements for the designing module have been accepted as standard configurations. ...
Similar publications
Citations
... In terms of output voltage, full voltage levels and non-full voltage levels full adders are split into two categories. [6] The project's major objective is to create a Full Adder using Exclusive-OR and Exclusive-NOR gates in order to minimize power utilization. To determine the Power Delay Product and Energy Delay Product. ...
... Reduced transistor count, lower power consumption, and faster operation are all part of the improvement. The outputs Cout and Sum of the standard CMOS full adder design with the inputs A, B, and Cin are realized using the following expressions [8] Double Pass transistor logic (DPL) gates utilize both NMOS and PMOS transistors, which enhances circuit performance at lower supply voltage. The load in any DPL gate is evenly distributed among the inputs due to the symmetrical DPL gates. ...
... Uma dessas células é a função OU-exclusiva (XOR). Devido à sua ampla aplicação, as características elétricas das portas lógicas XOR são essenciais, pois afetam significativamente o desempenho desses sistemas [12,20]. ...
Electronic circuits are becoming more susceptible to errorscaused by radiation due to scaling down technological nodeand high operating frequencies [4, 5, 11].This work presentsa comparative analysis of the sensitivity radiation fordifferent XOR gate topologies 16 nm. The doors wereimplemented considering two different devices:Complementary Metal-Oxide Semiconductor (CMOS bulk)and Fin Field-Effect Transistor (FinFET) and two logics:Complementary Logic (CMOS logic) and Logic PassageTransistor (PTL). To allow a more detailed comparison, thiswork also discusses the critical delay results, power and thePower-Delay Product (PDP), a metric that defines thepower dissipated by the circuit to perform an operation, foreach version of XOR. The doors PTL-based XORs showedsuperior improvements 13% for the critical delay and 11%for the PDP in relation to CMOS logic. The topologies of thePTL family still showed greater robustness against the effectsof radiation when compared to ports implemented withCMOS logic, with a Linear Energy Transfer (LET) beingalmost 30% higher for CMOS devices and approximately20% higher for FinFET devices. In addition, circuits basedon FinFET are about 70% faster, have a PDP 80% smallerand are approximately 300x more robust than CMOStechnology, with an improvement in the LET threshold ofboth logical families evaluated.
The low power analog and digital systems are the major for any robotic applications. Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems. Adder is the main key block in the digital systems. The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit. Various early designed full adder cell circuits encountered with low speed and high-power consumption issues. Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path. With the use of three proposed the sum and carry is obtained. The main objective of this proposed full adder is to bring minimum power consumption and delay. The novel proposed full adder provides less power consumption by 94.68%, 90.82%, 84.54%, 35.61% and 83.43% while comparing with other full compared adders. The simulations were obtained in DSCH and Microwind tool
