Figure - available from: Journal of Ambient Intelligence and Humanized Computing
This content is subject to copyright. Terms and conditions apply.
Source publication
VLSI is an enduring technology which is used to change the entire digital element into autonomy, some real-time opportunities are characterized under Very Large Scale Integration such as low power application, testing, MOS technology etc. This research focused on signal processing in low power VLSI design, in existing system the backend IC fabricat...
Citations
... The performance focus the system in flexible perception needs to be betterfor creating amplifier design [20][21][22][23]. To overcome the issues [24][25][26][27][28][29][30], some solutions need to be put forward to fix this problem. To design a digital filtered sign based on approximate computing three parameters are required, which includes high performance, lower power consumption, lesser area. ...
... • The efficacy of the proposed filter design is evaluated with metrics, such as area, delay, power consumption, maximum frequency, speed, signal to noise ratio (SNR), and mean square error (MSE). • The performance of the proposed filter design is assessed with existing filters, such as APTVDF-VBSTA-TM [24], FIR-CSDABR-DA [29] and FIR-CSA-STM [30]. ...
... Aathilakshmi et al. [30] have presented frequency impulse response filter design uses Carry Save Adder (CSA) and Structured Tree Multiplier (STM) improves the SNR. The filter model was focusing the signal processing in less power Very Large-Scale Integration design. ...
Variable digital filter (VDF) plays a significant role in communication and signal processing field. Any prototype filter's preferred frequency response is attained by creating All Pass Transformation (APT) based filter to maintain complete control over the cut-off frequency. However, the speed, power, and area usage of the digital filter are constrained by its performance. Therefore, in this manuscript, All Pass Transformation based Variable digital filters (APT-VDF) using Error Reduced Carry Prediction Approximate Adder (ERCPAA) andSandpiper Optimization fostered Approximate Multiplier (SO-AM) is proposed. The proposed APT-VDF-ERCPAA-SOAM filter design is utilized for enhancing the filter efficiency by reducing noise in the sensor nodes. The proposed ERCPAA design is incorporated with carry prediction and constant truncation for diminishing the path delay and area utilization. Moreover, the proposed SO-AM is used for minimizing the design complexity and power utilization. The simulation of the proposed method is activated in Verilog and the design is synthesized in FPGA uses Xilinx ISE 14.5. The proposed APT-VDF- ERCPAA- SO-AM filter design has attained 35.6%, 21.75%, 28.69% lower power and 46.58%, 12.3%, 38.07% lower delay than the existing approaches, like Very Large-Scale Integration design of All Pass Transformation based Variable digital filters uses a new variable block sized ternary adder (VBSTA) and ternary multiplier (APTVDF-VBSTA-TM), Finite Impulse Response (FIR) adaptive filter design by hybridizing canonical signed digit (CSD) and approximate booth recode (ABR) algorithm in DA architecture (FIR- CSDABR-DA) and digital FIR filter design using Carry Save Adder (CSA) and Structured Tree Multiplier (FIR-CSA-STM) respectively.
... APM restores every prototype filters delay unit as well as it maintains operating frequency [11,17]. By fixed coefficient prototype filter, the variable low pass, high pass, band pass, and band stop responses are acquired [1]. APM-CDF is applied to different audio functioning. ...
... The capricious filter response derives from computing frequency coefficients δ. The cutoff frequencies like resulting frequency response scaled by δ value, where ω c f 1 and ω c f 2 is specified as cutoff frequency of capricious digital filter depends on all pass makeover and cutoff frequency of the DFR, respectively. Equation (2) determines δ and is specified in Eq. (2): ...
... here ω c f 1 and ω c f 2 denotes low and high cutoff frequencies that are chosen Filter response,G (Z 1 ) indicates APM-CDF filter coefficients, L (Z 1 ) indicates 1st-order filter. Assume F (X ) as 2nd-order all pass makeover. ...
Capricious digital filter (CDF) plays a significant role of signal processing application field to eradicate noise. Any prototype filter desired frequency response is attained by developing all pass makeover-based capricious digital filter (APM-CDF) that sustains full control on cutoff frequency. The benefits of APM-CDF are limited through its speed, area, and power consume. In this manuscript, Baugh–Wooley multiplier (BWM) with error reduced carry prediction approximate adder (ERCPAA) is proposed to accelerate the filter design, decreasing the area and power consume. ERCPAA is a rapid binary adder that takes low power and area. ERCPAA adder is separated as 3 blocks: approximate full adder cells, carry prediction logic, constant truncation including error diminishing logic, these reduce power with area. BWM is utilized to decrease the hardware complex including high speed, lesser area, and lesser power consume. The proposed filter is applicable in ECG signal noise removing applications to offer filtered higher-quality signals. The proposed filter is implemented in Verilog and simulation is activated in Xilinx ISE 14.5 tool. The simulation outcomes shows lesser delay 32.87%, 26.88%, and 32.88%, and lower area 20%, 80%, and 65% comparing to the existing filters, like partial product adding in Vedic design-ripple carry adder model FIR filter for electrocardiogram signal denoising algorithm (DF-4VM-CSA), Vedic design-carry look ahead (VMD-CLA), respectively. The proposed filter is activated in MATLAB/Simulink for reading input ECG signal. Finally, the proposed filter attains 34.86%, 26.98% higher SNR analyzed to the existing filters, like DF-4VM-CSA, DF-VMD-CLA, respectively.
