Fig 3- - uploaded by Susrutha Babu Sukhavasi
Content may be subject to copyright.
Full Adder Using Half Adder

Full Adder Using Half Adder

Source publication
Article
Full-text available
In this paper, operating the shifting and addition in parallel, an error-compensated adder-tree (ECAT) is proposed to deal with the truncation errors and to achieve low-error and high-throughput discrete cosine transform (DCT) design. Instead of the 12 bits used in previous works, 9-bit distributed arithmetic-precision is chosen for this work so as...