Figure - uploaded by Mohammed Abdulhalim Alareqi
Content may be subject to copyright.
Download
View publication
Figure14: RTL Schematic for RGB2YCbCr top-level module

Figure14: RTL Schematic for RGB2YCbCr top-level module

Source publication
Figure10: calculate G sub-module in XSG  
Figure14: RTL Schematic for RGB2YCbCr top-level module
High-level design for real time implementation of csc algorithm on fpga using matlab & simulink simulation
Article
Full-text available
  • Feb 2016
This paper presents a methodology for very high-level image processing design and implementation realtime image processing applications on a re-configurable logic platform field programmable get array. This methodology aims to improve the design verification efficiency for such complex system. It presents a design and develops for two colors space...
Cite
Download full-text

Similar publications

Figure 1. Schematic diagram of current control using finite set-model...
Figure 2. Power circuit of a three-phase voltage source inverter (VSI). 
Figure 3. Flowchart of HIL co-simulation using the field-programmable...
Table 3 . Parameters for VSI system.
+11 Figure 4. Block diagram for computation of the cost function. 
HIL co-simulation of finite set-model predictive control using FPGA for a three-phase VSI system
Article
Full-text available
  • Apr 2018
The conversion and control for the utilization of power generated from energy sources canbe performed using a power electronic converter system. The voltage source inverter (VSI) is one ofthe commonly used converter topologies, being controlled by a switching control algorithm for powerconversion. Finite set-model predictive control (FS-MPC) is a m...
View

Citations

Optimization of High-Level Design edge detect filter for Video Processing System on FPGA
Article
  • Oct 2017
  • P IEEE
This paper presents the design and the implementation of edge detect filter is optimized for video processing applications on FPGAs.It outlines efficient hardware architecture of spatial filtering (edge detection) for video processing system. This architecture offers a substitute through a graphical user interface that mixes MATLAB, Simulink and Xilinx System Generator that is an extension of Simulink, consisting of a library called "blocks Xilinx", and explores important aspects interested to hardware implementation. Using Xilinx System Generator in video processing effectively reduces total design time of a system and improves the implementation time. The Hardware-in-the-loop or FPGA in the loop methodology is used in this paper. The objective of this work is to optimize and develop a real-time Hardware Co-Simulation of edge detection system with an input coming from a live video acquired from a digital camera, and outputs are displayed on a video display and verify the video results in real time. The system is implemented on Virtex-5 XUPV5-LX110T FPGA, which provides minimum hardware resources, low power consumption, and high image quality in terms of improved picture signal to noise ratio (PSNR).
View
View