Figure
Figuge 1. Chaos-based Secure Communication System Model
Similar publications
![Fig. 2. Proposed 4 bit Signed Magnitude Comparator The inputs A[3:0]...](profile/Jeevan-Battini/publication/359995605/figure/fig2/AS:11431281096708333@1668237142411/Proposed-4-bit-Signed-Magnitude-Comparator-The-inputs-A30-and-B30-are-two-4-bit_Q320.jpg)
Citations
... Because the characteristics of chaotic communications resemble noise to an eavesdropper, this technique improves the system's security. The FPGA-based communication technology that has been examined was designed and implemented [7]. In 2020, Hardware Implementation of DCSK Communication System Using Xilinx System Generator (XSG) is presented. ...
The use of a chaotic system to construct an efficient modulation approach is introduced in this paper. The proposed system of this paper consists of two stages of security. In the first stage of security, a new chaotic modulation method (ADCSK) is proposed, the chaotic signal is used as a carrier for message signal. While in the second stage of security, the controller of synchronization is employed in the receiver side to produce the matching signal. The modulated signal is transmitted over AWGN and Rayleigh channel. The BER performance shows that, the ADCSK over AWGN and Rayleigh channel has better performance than CSK and DCSK modulation where the signal recovered with error free at 4 dB. The hardware resources that used to implement the proposed system are IO blocks, FF, LUT, and DSP. The proposed system's LUT utilization percentage is 0.14 percent. Furthermore, the Bounded IO that was employed is 46%. The intended signal has been successfully recreated at the receiver, according to the MATLAB simulation and FPGA hardware findings.
