Fig 6 - uploaded by Pradeep Kumar
Content may be subject to copyright.
Fault tolerant HERIC topology

Fault tolerant HERIC topology

Source publication
Article
Full-text available
This paper presents a fault-Tolerant two-level single phase voltage source inverter (VSI). The proposed topology requires four additional bidirectional switches and it can continue to operate at rated power under both open circuit and short circuit faults of any switching device. Fault tolerant operation is achieved by swapping the inverter output...

Context in source publication

Context 1
... topology shown in Fig. 6 can be used as a fault tolerant HERIC topology. The four switches on AC side are used to swap the inverter output terminals under any device fault condition. The proposed converter is operated as HERIC topology by turning on S 5 /S 6 during freewheeling mode. It can also be operated as HB-ZVR topology by turning on S 9 instead of S 5 ...

Similar publications

Conference Paper
Full-text available
Multilevel inverter created a new evolution of newer topologies. Some of the recently proposed multilevel inverter topologies with reduce power switch count are reviewed and analysed. This paper will expose the idea of qualitative and quantitative parameter of multilevel inverter. Then this paper will share creation and an updating of various Topol...
Article
Full-text available
This paper deals with a newly conceived combined control topology. Dead-Beat and Repetitive controllers are proposed to operate jointly in a 4-leg VSI for stand-alone applications. In such mode of operation, dedicated controller has to regulate the inverter output voltages, which are measured at the output of the power filter. In the proposed combi...
Conference Paper
Full-text available
In this study, an advanced configuration for symmetric multilevel voltage source converters is proposed, which is well-designed in order to provide the maximum number of voltage levels in output terminals using reduced number of circuit devices. The overall cost and size of multilevel inverters depend on the number of devices used in the circuit, s...

Citations

Article
Grid‐tied photovoltaic system (GTPS) are widely favored due to their inherent benefits. The interface of parallel power electronic converters in these systems is rapidly increasing. The inverter in GTPS has a very important role in power conversion, transfer, and control. However, their challenging working conditions contribute to susceptibility to power switching device failures. Traditional fault diagnosis and tolerant approaches exhibit limitations in control efficiency, model dependency, and slow recovery from fault. This study proposes a multi‐agent twin delayed deep deterministic policy gradient (MATD3PG) configuration for intelligent parallel inverter control, fault diagnosis, and fault‐tolerant operation in GTPS structure. By leveraging the multi‐agent reinforcement learning (RL) framework, an optimal control of the parallel inverter can be achieved, encompassing fault‐tolerant operation using MATLAB Simulink/PLECS. The major advantage the given technique offers is that it carries out optimum fault‐tolerant operation without causing the system derating. Experimental findings demonstrate that the proposed fault‐tolerant model based on RL traditional methods is able to ensure continuous supply to the connected loads even during fault events. Further, the transition time from fault occurrence to recovery is found to be 6 ms, which is quite less compared with the fault‐tolerant techniques presented in literature. Through real‐time fault diagnosis‐based results, the proposed approach ensures precise tracking of reference currents, quicker response times, uninterrupted supply, and smooth transition to the post‐fault operation mode.
Article
Reliability is an essential requirement for a gridconnected PV system, especially in remote military secured areas which are difficult to access for the purpose of maintenance. However, the reliability of inverters used in the PV system is mainly affected due to the vulnerability of power semiconductor devices to failure. To improve the reliability of inverters, several fault-tolerant topologies are proposed in literature. A redundant leg is used in most of these topologies to incorporate redundancy in the inverter operation. However, these topologies require an additional leg and four TRIACs, which increase the device count and hence are not cost-effective. In this paper, a single-phase fault-tolerant inverter topology is proposed, which does not use the redundant leg and achieves the fault-tolerant feature with minimal device count. Moreover, the reliability of the proposed topology is calculated to be more than that of the redundant leg based topologies. The operation of the proposed topology is explained under various device fault conditions, and validated through simulation and experimental studies. Finally, the reliability of the proposed topology is evaluated using the Markov reliability model.