Figure 1 - uploaded by Sandeep Kumar Shukla
Content may be subject to copyright.
Source publication
![Figure 1.1: Moore's Law [1]](profile/Sandeep-Shukla-9/publication/231157388/figure/fig1/AS:668943198990336@1536499895007/Moores-Law-1_Q320.jpg)
![Figure 3.1: Abstract SDF Model Example from [33]](profile/Sandeep-Shukla-9/publication/231157388/figure/fig4/AS:668943199006725@1536499895304/Abstract-SDF-Model-Example-from-33_Q320.jpg)
System Level Design (SLD) and Electronic System Level (ESL) Design are buzzwords of today's Electronic Design Automation industry. The idea is to raise the level of abstraction of the design entry for future hardware systems beyond the register transfer level. This is necessitated by the increasing complexity of the systems, co-dependence between h...
Citations
... The IEC 61499 embodies such requirements, but several provisions need to be addressed before it can be successfully deployed in heterogeneous embedded platforms, as depicted in Figure 24. First and foremost, several low-level and technology-specific algorithmic implementations need to be abstracted (encapsulated) so they can be associated with IEC 61499 FBs [Patel and Shukla 2012]. Moreover, code for various target technologies should be automatically generated, in order to shield the control engineer from the technology-specific details. ...
In this paper we analyze the state of the IEC 61499 standard for the specification of distributed control systems (DCS). First, we discuss the limitations of previous efforts regarding the implementation of DCS, as well as the rationale for the introduction of the IEC 61499. Then, we embark then in a succinct analysis of the standard and the associated models for DCS platforms, outlining the main barriers that have hindered its widespread adoption. We argue that a common architectural framework (which is currently lacking) for implementing full-fledged IEC 61499 is necessary, especially if features such as fine-grained distribution and reconfiguration are to be supported. We posit that Dynamically Reconfigurable Systems on Chip (DR-SoCs) represent an excellent implementation choice for enabling such platforms, in great part to the strides made by the reconfigurable computing community in recent years, in terms of the advances in tools and methods for implementing such systems. Moreover, we provide some compelling reasons for bringing those two domains together, as well as the challenges that need to be overcome in order to harmonize both efforts.
... Its code structure is based on C++/SystemC classes using Transaction Level Modeling (TLM). SystemC is a system-level design language inserted in many industry flows that uses the C++ infrastructure and its object-oriented nature, being suitable to hardware/software cosimulation [20]. TLM separate the communication components from the computation ones using channels. ...
High abstraction level models can be used within the system-level simulation to allow rapid evaluations of architectural aspects in early Design Space Exploration (DSE) and direct the development decisions. Further, early DSE is of paramount importance in the specification of future Embedded Systems (ES) and its evaluation for applications with high computing demands and energy restrictions. This paper presents the exploration of Heterogeneous Task-Level Parallelism (HTLP) in a Block-Matching Algorithm (BMA) video coding application. HTLP means the creation and execution of simultaneous threads of kernels defined for different types of Processing Elements (PE)-e.g., CPU and GPU-but all for an equal purpose. We employ a BMA implementation as a case study, and its characteristics are used to explore the HTLP-in particular, its kernels for data preparation, SAD (sum of absolute differences) criteria calculation, and SAD values grouping. For the exploration, a system-level simulation framework (SAVE-htlp) is augmented, being able to support the HTLP. In the performed experiments, SAVE-htlp simulates workload and architecture models and explores 22 settings varying the PE type employed during the tasks' execution and the number of concurrent threads for each kernel. Execution time, performance, energy, and power results show HTLP settings overcoming CPU-only ones as well as those with solely GPUs to process its tasks.
... They had proposed to fully utilise the power of the universal C/C++ language [85]. The terms of high-level is defined as a level above RTL which includes both of hardware and software design [69]. ...
The next generation of System-on-Chip (SoC) design is emerging into new dimension with embedded mixed-signal (i.e digital and analogue) and multiple natures (i.e electrical and non-electrical) are being packed onto very single chip. It is becoming more ubiquitous and can be seen with diversely in many applications nowadays such as engineering, medicine, biology etc. Obviously, large portion in today's SoC predominantly are consists of analogue parts. Although various tools namely as Analogue-Mixed-Signal (AMS) has been around for almost a decade, the full descriptive modelling language for multi-domain to support more accurate physical modelling such as partial differential equation is still not present. Thus, in this research work, it will be tailored towards this issue. The ultimate aim for this research is to create a system-level simulator that has the capability to describe and simulate the more accurate physical model based on partial differential equation. The effort has been set to provide a new extension for SystemC-A simulator to enable the task of modelling and simulation of multi-physical system which includes the partial differential equation models. As an improvement to the existing approach which describes the distributed system with the lumped-model, the MEMS variable capacitive fingers is proposed to be modelled in distributed form through introduction of partial differential equation. The MEMS variable capacitor design presented in this thesis is focuses for micro-energy harvester application. Furthermore, the autonomous performance optimisation is also proposed to be integrated in the SystemC-A environment. Hence, the combination of both techniques will provides an holistic approach for new system-level modelling and performance optimisation of mixed-signal and mixed-domain design.
... Perancangan level register dilakukan dengan menggunakan bahasa pemrograman perangkat keras, yang umum digunakan adalah Verilog, VHDL dan ESTEREL. Proses verifikasi dan pengujian dilakukan untuk memastikan kesesuaian hasil rancangan dengan spesifikasi awal [1]. ...
Pemodelan adalah salah satu proses awal dalam pengembangan suatu aplikasi atau produk. Tahap ini dilakukan untuk meminimalkan kesalahan pada produk akhir. Salah satu metode pemodelan berorientasi objek yang banyak digunakan adalah pemodelan UML (Unified Modeling Language). Dalam UML suatu sistem dipandang sebagai kumpulan objek yang memiliki atribut dan method. SystemC adalah bahasa perancangan perangkat keras yang berbasis C++. SystemC merupakan sebuah library yang mendefinisikan tipe-tipe komponen perangkat keras. Dalam pemodelan bersama perangkat keras dan perangkat lunak, UML dan SystemC memiliki kemampuan yang sama. Pada paper ini dilakukan analisis proses transformasi dari pemodelan berorientasi objek dengan UML dan implementasi dengan menggunakan SystemC. Hasil penelitian menunjukan bahwa proses transformasi UML-SystemC dapat dilakukan karena keduanya memiliki nature yang sama sebagai lingkungan yang dapat merancang bersama hardware dan software. Perangkat yang digunakan untuk penelitian ini adalah Rational Rose dan SystemC.
Modeling is one of the first process in the development of an application or product. This phase is done to minimize errors in the final product. One method in object-oriented modeling that is widely used is UML (Unified Modeling Language). In UML a system is seen as a collection of objects that have attributes and methods. SystemC is a hardware design language based on C++. SystemC is a library that defines the types of hardware components. In a joint modeling of hardware and software, UML and SystemC have similar capabilities. In this paper, researchers analyzed the transformation of object-oriented modeling with UML and the implementation by using SystemC. The results shows that the transformation process of UML-SystemC can be done because both have the same nature as the environment that can design both hardware and software. The device used for this study is the Rational Rose and SystemC.
Electronic System Level (ESL) design of embedded systems proposes raising the abstraction level of the design entry to cope with the increasing complexity of such systems. In order to exploit the benefits of ESL, design languages and modeling frameworks should allow specification of models which are a) heterogeneous, to describe different aspects of systems; b) formally defined, for application of formal analysis and automated synthesis methods; c) executable, to detect specification bugs early in the design flow; and d) parallel, to be able to exploit the multi- and many-core platforms for simulation and implementation. However, most of the approaches to ESL design, do not support all of these properties together. We present a modeling library on top of SystemC, targeting heterogeneous embedded system design, based on four models of computation. The library has a formal basis where all elements are well defined and lead in construction of analyzable models. The semantics of communication and computation are implemented in the library and allows the designer to focus on specifying the pure functional aspects. A key advantage of our approach is that the claimed formalism is used to export the structure and behavior of the models via introspection as an abstract representation for further analysis and synthesis in the design flow.
Simulation of complex embedded and cyber-physical systems requires exploitation of the computation power of available parallel architectures. Current simulation environments either do not address this parallelism or use separate models for parallel simulation and for analysis and synthesis, which might lead to model mismatches. We extend a formal modeling framework targeting heterogeneous systems with elements that enable parallel simulations. An automated flow is then proposed that starting from a serial executable specification generates an efficient MPI-based parallel simulation model by using a constraint-based method. The proposed flow generates parallel models with acceptable speedups for a representative example.
Electronic System Level (ESL) design of embedded systems proposes raising the abstraction level of the design entry to cope with the increasing complexity of such systems. In order to exploit the benefits of ESL, design languages and modeling frameworks should allow specification of models which are a) heterogeneous, to describe different aspects of systems; b) formally defined, for application of formal analysis and automated synthesis methods; c) executable, to detect specification bugs early in the design flow; and d) parallel, to be able to exploit the multi- and many-core platforms for simulation and implementation. However, most of the approaches to ESL design, do not support all of these properties together. We present a modeling library on top of SystemC, targeting heterogeneous embedded system design, based on four models of computation. The library has a formal basis where all elements are well defined and lead in construction of analyzable models. The semantics of communication and computation are implemented in the library and allows the designer to focus on specifying the pure functional aspects. A key advantage of our approach is that the claimed formalism is used to export the structure and behavior of the models via introspection as an abstract representation for further analysis and synthesis in the design flow.
One of early processes in an embedded system designing is system modeling. A modeling is performed to get preliminary figure of a product before it could be implemented in form of a prototype. Generally speaking, an embed system designing processes comprise five stages: product specifications, HW/SW separation. detailed HW/SW designing, integration and testing. The final output is in form of detailed RTL. After the RTL has been completed, the improvement processes could be started. This paper proposes a new designing process by performing UML-based preliminary designing and TLM preliminary process before detailed HW/SW designing. The correction processes would be performed only under the TML Model. It is expected that by this method we could perform the overall designing processes faster than the conventional method. We use SystemC as a modeling Language.
