Figure 15 - uploaded by Lean Karlo Tolentino
Content may be subject to copyright.
Download
View publication
Digital Logic Control circuit.

Digital Logic Control circuit.

Source publication
Figure 1: FinFET structure: (a) 3D view, (b) top view.
Figure 2: Layout of the inverter implemented in (a) 16-nm FinFET...
Figure 4: Spikes in VD at MP2's gate (a) no C VD ; (b) with C VD .
Figure 7: Timing Shifter circuit for VDDext.
+7 Figure 9: The gate control timing diagram of Output Stage transistor,...
A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process
Article
Full-text available
  • Feb 2023
This paper presents a 2 x VDD mixed-voltage digital output buffer where its slew rate (SR) is automatically adjusted based on PVT (process, voltage, and temperature) detection. The developed buffer is the first to be fabricated using TSMC 16-nm CMOS Logic FinFET Compact (Shrink) LL ELK Cu 1P13 M process. Since slew rate is one of the major required...
Cite
Download full-text

Citations

View
View