Circuit for the anti-parallel connection model validation 

Circuit for the anti-parallel connection model validation 

Source publication
Conference Paper
Full-text available
Recently the new anti-series and anti-parallel connections of power BAW resonators have been reported to reduce the second harmonic component. New nonlinear circuit models of these connections are proposed in this paper. A class D power amplifier together with a power BAW filter using these models was simulated leading to results agreeing with comm...

Context in source publication

Context 1
... anti-parallel connection model was validated by SPECTRE RF simulation of the circuit in Fig. 5. The input source is sinusoidal with a 2.025 GHz frequency (the series resonance frequency) and 4V amplitude. The output magnitude is the source current. The resonators models for the parallel connection are the same as the models for series connection. The quadratic coefficients of the anti-parallel resonator models connection have opposite ...

Similar publications

Article
Full-text available
The new anti-series and anti-parallel connections of bulk acoustic wave power resonators have been reported to reduce the second harmonic component. New nonlinear circuit models of these connections are proposed in this paper. A class D power amplifier together with a bulk acoustic wave power filter using these models was simulated leading to resul...
Article
Full-text available
This article presents the analysis and design of a Class-EM/Fn power amplifier (PA). The high peak switch voltage factor of the classical Class-EM PA is reduced by 27.3% through the adoption of the Class-F⁻¹ third-harmonic termination on the main circuit, resulting in a novel topology called the Class-EM/Fn. The adoption of a finite dc-feed inducta...
Conference Paper
Full-text available
The design and simulation of a Class-E3F2 power amplifier using 65nm CMOS technology are detailed in this paper. The Class-EF amplifier combines aspects of the Class-E and-F load networks such as the harmonic terminations from the Class F and the use of a shunt capacitance at the drain in the Class E. A mixed-voltage cascode topology is used for th...
Article
Full-text available
This paper analyzes the circuit complexity using Doherty power amplifier (DPA) as a case study and proposes a simplistic model to characterize the design complexity of a DPA circuit. Various fundamental building blocks of the DPA circuit are discussed and modeled to formulate the model. In one of our experiments, it is observed that a reduction of...
Article
Full-text available
Using the stacking technique in CMOS technology for Power Amplifiers (PAs), allows the use of a higher supply voltage. This facilitates achieving a higher voltage swing, and delivering more output power while maintaining a high efficiency. This work presents an improved 2-stacked cascode class-E PA at 28 GHz. Unlike existing topologies, a switching...