Figure 1 - available via license: Creative Commons Attribution-NonCommercial 4.0 International
Content may be subject to copyright.
Source publication
In this article, an encryption algorithm with an error detection technique is presented for highly secured reliable data transmission over unreliable communication channels. In this algorithm, an input data is mapped into orthogonal code first. After that the code is encrypted with the help of Linear Feedback Shift Register (LFSR). The technique ha...
Citations
... Encryption can be defined as changing the original message into other form [8]. Cryptography can be used and developed using different methods and algorithms but some algorithms need modification to fit any languages, because the original format of algorithm such as PlayFair was developed, used, and designed for English language, and as we know English language has only 26 alphabets and the original PlayFair has a 5 x 5 table that can support only 26 alphabets with two letters J and I share the same cell. ...
In this paper we proposed KAJ Spiral method for supporting PlayFair cipher algorithm to use languages other than English and utilize block with more than two characters at once. Original method does not support block of characters and other languages. The method uses a spiral shape with two axes (X, Y) and the letters are spread on the axis within circles depending on the language. We use Friedman method analysis (index of coincidence) as a tool to test and prove the efficiency of KAJ Spiral method, and we found that it is at least equally secure to the original PlayFair cipher. The aims of this is making cryptography just like mathematics a universal language such that people with different languages can use this algorithm for secure communication, and at the same time make the algorithm stronger and easy to use, with the ability to fit any language.
... While the other kind of cryptography is asymmetric. In asymmetric cryptography, there are two keys which are public key and private key, one for encryption and the other used for decryption [3]. The last type of cryptography is considered the most revolutionary change in the cryptography science [4], [5]. ...
Security is one of the most important concern to the information and data sharing for companies, banks, organizations and government facilities. RSA is a public cryptographic algorithm that is designed specifically for authentication and data encryption. One of the most powerful reasons makes RSA more secure is that the avoidance of key exchange in the encryption and decryption processes. Standard RSA algorithm depends on the key length only to protect systems. However, RSA key is broken from time to another due to the development of computers hardware such as high speed processors and advanced technology. RSA developers have increased a key length or size of a key periodically to maintain a high security and privacy to systems that are protected by the RSA. In this paper, a method has been designed and implemented to strengthen the RSA algorithm by using multiple public and private keys. Therefore, in this method the security of RSA not only depends on the key size, but also relies on the multiplicity of public and private keys. © 2018 Institute of Advanced Engineering and Science. All rights reserved.
This paper proposes a hardware design, implemented on an FPGA, for a hybrid selective encryption and selective error correction coding scheme. FPGA’s are used as implementation platforms in image processing, as its structure exploits the temporal and spatial parallelism. The algorithm aims at implementing security and reliability in which encryption and encoding are performed in a single step using Bezier curve and Galois field GF (2m). The system aims at speeding up the encryption and encoding operations without compromising either on security or on error correcting capability by using selective encryption and selective encoding. The coding for hybrid crypto-coding algorithm is carried out using VHDL. The algorithm is simulated and synthesized using Xilinx ISE 10.1 software. The algorithm is implemented on Spartan 3 FPGA device 3s1000fg676-5. The proposed scheme reduces the hardware as modular arithmetic operations are involved.
