Figure 2 - available via license: Creative Commons Attribution 3.0 Unported
Content may be subject to copyright.
Download
View publication
Block Diagram of the ALPOSE chip and the corresponding fabricated chip micrograph (L). A bonded ALPOSE on a test PCB (R).  

Block Diagram of the ALPOSE chip and the corresponding fabricated chip micrograph (L). A bonded ALPOSE on a test PCB (R).  

Source publication
Figure 1. The ALICE ITS (L) and the full blow up of a Stave (R).  
Figure 2. Block Diagram of the ALPOSE chip and the corresponding...
Figure 7. First row: reference measurement of a diode bandgap correctly...
Figure 8. Measurement results after neutron irradiation; first row:...
Radiation hard analog circuits for ALICE ITS upgrade
Article
Full-text available
  • Mar 2016
The ALICE experiment is planning to upgrade the ITS (Inner Tracking System) [1] detector during the LS2 shutdown. The present ITS will be fully replaced with a new one entirely based on CMOS monolithic pixel sensor chips fabricated in TowerJazz CMOS 0.18 μ m imaging technology. The large (3 cm × 1.5 cm = 4.5 cm2) ALPIDE (ALICE PIxel DEtector) senso...
Cite
Download full-text

Context in source publication

Context 1
... block diagram and a micrograph of the chip is shown in figure 2. ...

Similar publications

Performance summary and comparisons of other studies.
A Two-Module Linear Regulator with 3.9–10 V Input, 2.5 V Output, and 500 mA Load
Article
Full-text available
  • Oct 2019
A linear regulator with an input range of 3.9–10 V, 2.5 V output, and a maximal 500 mA load for use with battery systems was developed and presented here. The linear regulator featured two modules of a preregulator and a linear regulator core circuit, offering minimized power dissipation and high-level stability. The preregulator delivered an inter...
View

Citations

... The inclusion of the regulators into the pixel chips themselves would reduce the amount of material for the final detector further. In the ALICE collaboration, the first study of such a solution was performed in the context of the ITS2 using the Tower Semiconductor 180 nm technology [346]. This circuit was recently ported to the 65 nm technology and is currently under test. ...
Letter of intent for ALICE 3: A next-generation heavy-ion experiment at the LHC
Preprint
Full-text available
  • Nov 2022
This document describes the plans of the ALICE Collaboration for a major upgrade of its detector, referred to as ALICE 3, which is proposed for physics data-taking in the LHC Run 5 and beyond. ALICE 3 will enable an extensive programme to fully exploit the LHC for the study of the properties of strongly interacting matter with high-energy nuclear collisions. The proposed detector layout, based on advanced silicon sensors, features superb pointing resolution, excellent tracking and particle identification over a large acceptance and high readout-rate capabilities. This document discusses the proposed physics programme, the detector concept, and its physics performance for a suite of benchmark measurements.
View