Fig 2 - uploaded by Gabriel Bertotti
Content may be subject to copyright.
Source publication
An 8 bit segmented current steering DAC is presented for the
compensation of mismatch of sensors with current output arranged in a
large arrays. The DAC is implemented in a 1.8 V supply voltage 180 nm
standard CMOS technology. Post layout simulations reveal that the design
target concerning a sampling frequency of 2.6 MHz is exceeded,
worst-case se...
Context in source publication
Context 1
... fifteen outputs control the 16×LSB current sources which are used in the DAC's unary weighted part. Figure 2 shows the small decoder that translates the four in- put signals into the 15 thermometer outputs. The clear hierar- chical structure with its exponential dependence on the num- ber of bits to be converted is the issue to be faced when de- signing high-precision high-bit unary weighted DACs. ...
Similar publications
In this paper inverter pairs are designed using leakage power reduction technique known as sleepy stack technique. The static CMOS inverter in conventional DDFF is replaced by sleepy stack inverters because as feature size scales down below 0.1u leakage power gets increased. The simulations were performed under 90 nm technology in Tanner Tool. The...
Power consumption is becoming one of the most important constraints for microproces-sor design in nanometer-scale technologies. Espe-cially, as the transistor supply voltage and thresh-old voltage are scaled down, leakage energy con-sumption is increased even when the transistor is not switching. This paper proposes a simple technique to reduce the...
Citations
Space-division multiplexing is a widely used technique to improve data-carrying capacities in both wireless and optical communication systems. However, tightly packed spatial channels cause severe crosstalk. High data rates and large channel counts impose severe constraints on resolving the crosstalk using traditional digital signal processing algorithms and electronic circuits. In order to solve these issues, this paper presents a silicon photonic system combining high-speed silicon photonic devices with a novel blind source separation (BSS) algorithm. We first demonstrate using photonic BSS to undo modal crosstalk in a short-reach multimode optical fiber interconnect for intra-data-center communications. The proposed photonic BSS system inherits the advantages of photonic matrix processor and the “blindness” of BSS, leading to superior energy and cost efficiency and reduced latency, while allowing to recover the signals using a sub-Nyquist sampling rate and in a free-running mode, and offering unmatched agility in signal format and data rate. The feasibility of using photonic processors for mode crosstalk equalization has been recently demonstrated, assisted with training sequences. Our approach, photonic BSS, in contrast, can tackle the more difficult problem of making the receiver transparent to any data rate and modulation format, and workable with slow and cost-effective electronics. In addition, we find that photonic BSS has a much better scaling law for space-division multiplexing (SDM)-based communication systems than digital signal processing (DSP). When compared to state-of-the-art DSP, photonic BSS can reduce system power consumption, speed, and latency by several orders of magnitude, particularly for high-capacity communications with high data rates per channel and a large number of channels. Photonic BSS has the added advantages of being agnostic to transmission content, making it exceptional at protecting communication privacy. This paper also discusses our previous work in demonstrating photonic BSS for privacy protection in wireless multiple-in multiple-out (MIMO) communications using silicon photonic micoring resonator (MRR) weight banks.
