Fig 18 - uploaded by Kwyro Lee
Content may be subject to copyright.
Baseband chip architecture.  

Baseband chip architecture.  

Source publication
Article
Full-text available
An experimental 2.4-GHz CMOS radio composed of RF and digital circuits for the low-power and low-rate preliminary IEEE802.15.4 WPAN is reported, consuming 21 mW in receive mode and 30 mW in transmit mode. The RF design focus is to maximize linearity for a given power consumption using linearization methods which lead an order of magnitude improveme...

Similar publications

Article
Full-text available
This paper presents a compact finite width ground planes coplanar waveguide (FG-CPW) low-pass filter (LPF) for V-band wireless personal area network (WPAN) communication systems. The FG-CPW equivalent circuit is constructed by a series inductor at both ends with two shunted inductor-capacitor (LC) resonators at the center of the circuit, which the...
Conference Paper
Full-text available
Millimeter-wave pads based on a 65 nm CMOS technology from STMicroelectronics have been designed and measured. A pad was optimized to minimize losses caused by a ground shield and by the conductive substrate. Modelling techniques and special cares to design a millimeter pad with a minimum of effects are highlighted. The goal is to integrate this pa...
Article
Full-text available
A 2.4 GHz low power transceiver for low-rate wireless personal area network (LR-WPAN) applications is presented. The optimized low-IF receiver consists of a novel current reuse RF front-end with an inductor-less-load balun LNA and quadrature mixer, and an adaptive analog baseband to reduce power and area. It achieves −94 dBm of sensitivity, −9 dBm...
Conference Paper
Full-text available
In this paper, we propose a feasible beamforming (BF) scheme realized in media access control (MAC) layer following the guidelines of the IEEE 802.15.3c criteria for millimeterwave 60 GHz wireless personal area networks (60 GHz WPANs). The proposed BF targets to minimize the BF set-up time and mitigates the high path loss of 60 GHz WPAN systems. It...
Article
Full-text available
In this letter, an integrated CMOS LNA has been designed for low-rate wireless personal area network applications in 0.18 μ m technology, by employing various low-power techniques. In order to achieve ultra-low power consumption and small chip size, an inductorless LNA with triple cross-coupling technique working in the subthreshold region has been...

Citations

... The top block diagram of the proposed RF-FE for a DSRC transceiver is shown in Fig. 2. The architecture is a low-IF architecture rather than a zero-IF one due to its better noise performance and better dc offset performance [12][13]. The architecture is formed by the sub-blocks such as a Single-Pole Double-Throw (SPDT), Low-Noise Amplifier (LNA), an active four-phase down-conversion mixer, and the Automatic Gain Control (AGC) unit. ...
Article
Full-text available
This paper presents a 5.8 GHz highly sensitive high-dynamic-range RF receiver front-end with Automatic-Gain Control (AGC) and a high image-rejection for a Dedicated Short-Range Communication (DSRC) application. It is formed by a transceiver common matching, a single to differential Low-Noise Amplifier (LNA), an active mixer with Image Rejection Filter, and an AGC unit. The proposed AGC unit is composed of a power-detector over the intermediate-frequency signals of the downconverter mixer. The power detector produces a wide dynamic range response signal which eases the controllability of the AGC unit. In addition, external components are minimized, and area occupation is optimized. The proposed RF-FE is fabricated and measured in a 130-nm RF CMOS process. Experimental results show an overall dynamic range of 77.6 dB while a high sensitivity performance to an input power level of -85 dBm is measured. An overall gain of 26.4 dB for the RF-FE is obtained. The input referred P1dB is measured to be around −28.3 dBm. The 2-stage RC poly-phase filter that is applied to reject the image signal results in a maximum image rejection ratio of 39 dB.
... The ZigBee patterns are pliable to the common community. The ZigBee alliances grant linking the zephyr ID to engineering products for the commercial purposes [2] The necessities for the friendliness in the ZigBee agreement make difficulty for the open source basis software developers because of the annual fee clash with the GNU GPL [2] The elementary structural design of the ZigBee networks envisages on The IEEE 802.15.4 PHY layer which includes basic features such as energy receiver recognition (ERR), tie quality implication (TQI) and lucid control evaluation (LCE). ...
... The ZigBee patterns are pliable to the common community. The ZigBee alliances grant linking the zephyr ID to engineering products for the commercial purposes [2] The necessities for the friendliness in the ZigBee agreement make difficulty for the open source basis software developers because of the annual fee clash with the GNU GPL [2] The elementary structural design of the ZigBee networks envisages on The IEEE 802.15.4 PHY layer which includes basic features such as energy receiver recognition (ERR), tie quality implication (TQI) and lucid control evaluation (LCE). ...
Conference Paper
Full-text available
The paper presents that the adept ZigBee platform strengthens from the high level protocol to an optimal power consumptions in a bright area of communications network as cost effective solutions for the smart communications and integrated data transmission in terms of the open source specifications, open access, flash memory upto standards, unprofitable usages for the common communities, spar of the outlay of the GNU GPl (GNU general public license) operating system, neighborhoods based on the open source inventiveness of the secure software terminology, self safety and robust reliable configurations.
... Short range communication system has received wide attention in several applications such as healthcare and military applications [1]. Wireless personal short range communication has the demand of single-chip low-power CMOS transceivers for the 2.4 GHz band and has been increasing significantly due to the demand of longer battery life, low size and lower cost solutions for applications [2,3]. Now a days, researchers are mainly focused on designing low power transceiver. ...
Article
Full-text available
A low voltage 2.4 GHz CMOS power amplifier for wireless personal area network (WPAN) applications is presented in TSMC 0.13 \(\upmu \) m CMOS process. It consists of driver and power amplifier stages which are connected in current reuse structure. The driver amplifier has push pull inverter configuration. The power amplifier is the common source amplifier. These two stages are biased in class AB mode. For optimizing out-of-band emissions, the proposed power amplifier is linearized by RF predistortion technique. For efficient power amplifier, the design parameters are needed to be optimized using particle swarm optimization technique. The optimized power amplifier achieves 0 dBm output power, 34.06 % PAE, 18 dB power gain at 2.4 GHz frequency. It consumes 2.95 mW power at a supply voltage of 1.2 V.
... In recent times, the development of a low-power low-cost transceiver has been one of the challenges for low-rate wireless personal area network (LR-WPAN) applications, such as healthcare monitoring, wireless sensors, bio-sensing and home automation systems. Most wireless short-range transceivers are compliant with the IEEE 802.15.4 standard because it adopts a simple protocol and has the potential advantages of low device power and cost [1,2]. One of the challenges is to develop lower power and smaller area CMOS transceivers. ...
Article
Full-text available
A 2.4 GHz low power transceiver for low-rate wireless personal area network (LR-WPAN) applications is presented. The optimized low-IF receiver consists of a novel current reuse RF front-end with an inductor-less-load balun LNA and quadrature mixer, and an adaptive analog baseband to reduce power and area. It achieves −94 dBm of sensitivity, −9 dBm of IIP3 and 28 dBc of image rejection. The phase-locked loop based direct phase modulated transmitter is proposed to reduce power and deliver a +3 dBm output power. The phase noise of the low power frequency synthesizer with current reuse stacked LC-VCO achieves −107.8 dBc/Hz at 1 MHz offset. An ultra-low power nonvolatile memory is used to store configuration data and save power. The chip is implemented in a 0.18 μm CMOS process, and the area is less than 2.8 mm2. The transceiver consumes only 10.98 mW in the receiving mode and 13.32 mW in the transmitting mode.
... T HE proliferation of short-range wireless applications for Internet of Things and personal healthcare calls for ultra-low power and cost CMOS radios [1]. Ultra-low voltage (ULV) designs have been one of the key directions to approach a better power efficiency [2]- [5]. ...
Article
Full-text available
A compact low-power 2.4-GHz ZigBee/wireless personal area network receiver is reported. It optimizes passive pre-gain with an inverter-based split low-noise transconductance amplifier (split-LNTA) to avoid the RF balun and its associated insertion loss, while enabling isolated in-phase (I)/quadrature (Q) passive mixing. The latter essentially saves power as a 50%-duty-cycle local oscillator (50% LO) can be generated more efficiently than its 25% counterpart. Specifically, a 2.4-GHz LC voltage-controlled oscillator (VCO) followed by an input-impedance-boosted Type-II RC-CR network produces the desired 50% four-phase LO with optimized power, I/Q accuracy, and phase noise. We also analytically compare the proposed “split-LNTA $+$ 50% LO” architecture with the existing “single-LNTA $+$ 25% LO,” identifying their distinct features under current- and voltage-mode operations. The receiver fabricated in 65-nm CMOS exhibits 32-dB voltage gain, 8.8-dB noise figure (NF) and $-{hbox{7}} mathchar"702D {hbox{dBm}}$ out-band input-referred third-order intercept point that correspond to 59.4-dB spurious-free dynamic range. The VCO measures $- {hbox{111.4}} mathchar"702D {hbox{dBc}}$ phase noise at 3.5-MHz offset. The achieved power (1.4 mW) and area (0.14 ${hbox {mm}}^{2}$) efficiencies are favorably comparable with the state-of-the-art.
... Radio frequency (RF)-based mesh networks are a good candidate to achieve a high efficiency with a low cost and therefore have huge market potential in the field of metering systems. Zigbee [1]–[4] is one of the solutions for RF-based mesh networking, but it has several drawbacks, including limited communication range, low data rates, instability of mesh routing, and shadow zone problems. To overcome these problems, the IEEE 802.15.4g ...
... The minimum sensitivity level of 105 dBm for 50 Kbps with packet error rates (PER) of less than 10% and a maximum input signal level of 20 dBm are also specified. The linearity and sensitivity requirements are stricter than those of other wireless personal area network (WPAN) standards such as Zigbee [1]–[4]. The transmitter is recommended to provide a transmitted power of 10 dBm for wireless links of several hundred meters. ...
Article
This paper presents a 900 MHz zero-IF RF transceiver for IEEE 802.15.4g Smart Utility Networks OFDM systems. The proposed RF transceiver comprises an RE front end, a Tx baseband analog circuit, an Rx baseband analog circuit, and a Delta Sigma fractional-N frequency synthesizer. In the RF front end, re-use of a matching network reduces the chip size of the RE transceiver. Since a T/Rx switch is implemented only at the input of the low-noise amplifier, the driver amplifier can deliver its output power to an antenna without any signal loss; thus, leading to a low dc power consumption. The proposed current-driven passive mixer in Rx and voltage-mode passive mixer in Tx can mitigate the IQ crosstalk problem, while maintaining 50% duty-cycle in local oscillator clocks. The overall Rx-baseband circuits can provide a voltage gain of 70 dB with a 1 dB gain control step. The proposed RF transceiver is implemented in a 0.18 mu m CMOS technology and consumes 37 mA in Tx mode and 38 mA in Rx mode from a 1.8 V supply voltage. The fabricated chip shows a Tx average power of -2 dBm, a sensitivity level of 103 dBm at 100 Kbps with PER < 1%, an Rx input P-1dB of -11 dBm, and an RX input IP3 of -2.3 dBM.
... With the growth of wireless communication for personal purposes, the demand for low-cost, low-power and minimum area, wireless systems has increased rapidly. Device portability and power consumption are the two crucial parameters for high performance wireless devices such as GSM, WLAN [1] Bluetooth and Pico-Radios Wireless Sensor Network [2]. Voltage Controlled Oscillator (VCO) is the most basic circuit required for all wireless systems. ...
... For example wireless protocols such as IEEE 802. 15.4 ZigBee [27,68] are designed to be used by wireless sensor networks and have a lower energy usage associated with them. Some applications rely on even lower level behaviour specified by a certain MAC layer [18,90,25], these applications involve a trade-off between development time and energy usage, where simplicity is often sacrificed for decreased energy usage. ...
Thesis
Debugging tools are vital for developers to produce reliable software, however traditional tools are less useful when developing software for new system paradigms such as wireless sensor networks. As wireless sensor networks (WSNs) become increasing prevalent in our lives it will become ever more important that the software they are running works reliably and to do this debugging tools will be required. This project investigates how predicates can be specified and accurately checked throughout WSNs and how errors can be reported to a base station. We also develop a system that facilitates reporting predicate statuses to a desktop application.
... The heterogeneous integration between an antenna and a System-on-Chip (SoC) is a problem that must be studied with care. Existing solutions, like the Chip-on-Board (CoB) approach reported in [2], are characterized by interconnection parasitics (mostly of inductive nature) that can affect the circuit performances at high frequencies. ...
Conference Paper
Full-text available
A bstract — A new contactless assembly method for SoC wireless transceivers and antennas on flexible and paper substrates is presented. An Archimedean spiral antenna, matched to a heterogeneous transformer which couples the received power to the chip wirelessly has been simulated at 1.5 GHz. Finally, a proof-of-concept prototype was fabricated and experimented. The measurements of the complete structure including the antenna and the transformer show |S 11 | values of about -12 dB at 1.5 GHz. Index Terms — Electromagnetic coupling, flexible electronics, heterogeneous integration, ink-jet printing, three-dimensional (3-D) integration.
... For example wireless protocols such as IEEE 802. 15.4 ZigBee [10,20] are designed to be used by wireless sensor networks and have a lower energy usage associated with them. Using these simple protocols unfortunately has the downside of meaning that broadcasts are subject to several types of collisions and message losses. ...
... This is backed up by the fact there is a drop in the receive ratio over this same period. Figure 19 shows this pattern for size 25 Sink Corner networks, but from the safety period tables (Tables 6,7,8,9,10) this pattern is also observed for the rest of the grid configurations. ...
Thesis
Wireless sensor networks are becoming increasingly prevalent and feature rich, enabling novel and diverse applications of them. When they are used to monitor valuable assets, it is possible for an attacker to find the location of these assets. Source location privacy provides a way to prevent the attacker from finding the source's location. This report builds upon previous work in the area by introducing a Template for implementing an algorithm to provide source location privacy for different network configurations not previously investigated. It also introduces an Adaptive algorithm that uses network knowledge to reduce energy usage and the number of parameters needed to give to the algorithm.