A revised memory test flow  

A revised memory test flow  

Source publication
Article
Full-text available
A complex SoC typically consists of numerous of memories in today's digital systems. This paper presents a test/ repair flow based on memory grouping strategy and a revised distributed BIST structure for complex SoC devices. A gated selecting method is added to the distributed BIST structure. Also, this paper for the first time proposes a robust po...

Similar publications

Article
Full-text available
The simulation of heavy inductors and transformers by operational transconductance amplifiers (OTA) based networks was discussed. A wide range of applications were searched by the OTA because their transconductance could be used as a design parameter. The turns-ratio of transformer could be electronically adjusted by the control voltage or current...
Presentation
This work-in-progress paper aims to develop insight in the organizational levers for servitization by small and medium-sized manufacturers. After a general introduction to servitization, its drivers and challenges, we pinpoint and discuss four potential internal levers for manufacturers: network capabilities, digital systems, service climate and or...
Conference Paper
Full-text available
The difference equation is one way to describe a digital system [17]. For example y(n) = x(n) – RC*y(n-1)
Article
Full-text available
The goal of a hardware attack is to physically access a digital system to obtain secret information or modify the system behavior. These attacks can be classified as covert or overt based on the awareness of the attack. Each hardware attack has capabilities as well as objectives. Some employ hardware trojans, which are inserted during, manufacture,...