Fig 3-4 - uploaded by Dr S Nagakishore Bhavanam
Content may be subject to copyright.
Block diagram of host interface unit The UART contains 2 modules namely clock divider and transmitter state machine. Clock divider generates different clocks corresponding to different baud rates selected. UART transmitter state machine is shown in Figure 3-5.
Source publication
Logic signal analyzers are very essential instrument for digital circuit or board debugging. The existing market solutions offer several features, but the cost of such instruments is very high and most of the time we don’t need that much capable instruments. In this paper a low cost logic signal analyzer is implemented around the Spartan-3E FPGA. T...
Similar publications
In this paper, we propose a programmable SoC-based hardware framework that can be used for developing a complete clinical portable ultrasound scanning (PUS) system for remote healthcare, point-of-care diagnostics and clinical research activities. The system is developed for 16 channel data acquisition and is provided with additional external interf...
Visible Light Communication (VLC) is an emerging optical communication technology with rapid development nowadays. VLC is considered as a compliment and successor of radio-frequency (RF) wireless communication. There are various typical implementations of VLC in which one of them is for exchanging data TCP/IP packets, thus the user can browse the i...
UART abbreviated as Universal Asynchronous Receiver Transmitter is one of the essential element of communication system. It is being mostly used when there is a short-distance, between computer and peripherals. Whenever there is low-cost data exchange or the speed required for transmission is not high, UART's are also being used there. For the achi...
span lang="EN-US">Communication among end users can be based either on wired or wireless technology. Cryptography plays a vital role in ensuring data exchange is secure among end users. Data can be encrypted and decrypted using symmetric or asymmetric key cryptographic techniques to provide confidentiality. In wireless technology, images are exchan...
This paper presents a portable low-power battery-driven bioelectrochemical signal acquisition system for urea detection. The proposed design has several advantages, including high performance, low cost, low-power consumption, and high portability. A LT1789-1 low-supply-voltage instrumentation amplifier (IA) was used to measure and amplify the open-...
Citations
... In addition , for Ck, the maximum transmission rate streaming over link l is denoted by Tl,k, depending on the transmission power Et [4]2. According to the polling-based time allocation [1], the effective transmission rate for flow z over link l can be computed by Tl,k × tl,z, where tl,z reflects the time allocation proportion for video flow z streaming over link l [25]. xz = {tl,z} stands for the scheduling of video flow z and X = [x1, x2, . . . ...
Mobile ad-hoc network (MANET) is a collection of wireless mobile host forming a temporary network without the aid of any stand-alone in-frastructure or centralized administration. Energy-spectrum aware scheduling (ESAS) scheme is developed to investigate the properties of Energy-efficiency (EE) and spectrum-efficiency (SE) for video streaming over mobile ad hoc networks. Density based node mobility is used to describe the practical mobile scenario where the operation of MANET is very depend on the availability of neighbor nodes. The contribu-tions of this work are twofold: 1) We propose an ESAS scheme with a dynamic transmission range, which significantly outperforms the pre-vious minimum-distortion video scheduling in terms of joint EE and SE performance;2) We derive an achievable EE-SE tradeoff range and a tight upper/lower bound with respect to energyspectrum efficiency index for various node velocities. An energy and spectrum efficient mobile video transmission can be built on the fundamental design guidelines by using our proposed method.
... Thus the design of whole filter bank reduces to that of a single low pass prototype filter. To better exploit the signal characteristics Non-uniform frequency partitioning may be employed in applications such as antenna systems, biomedical signal processing, subband adaptive filtering ,digital audio industry and communication [16,27,33,39,43] . In ECG signal processing especially for heart beat detection, filter banks with fast switching resolution, adjustable stopband attenuation and non-uniform frequency partitioning is required [2,3,18 ]. ...
A technique for the design of non-uniform cosine modulated filter bank (NUCMFB) is presented in this paper.
Non-uniform cosine modulated filter banks are derived by merging the adjacent filters of uniform cosine
modulated filter banks. So ,the design process of NUCMFB reduces to the design of a single prototype filter.
Hence the design of uniform cosine modulated filter bank (CMFB) has gained prime importance . The prototype
filter can be designed with the aid of different adjustable window functions such as tukey window, dolphchebyshev
window and also Interpolated Finite Impulse Response (IFIR) design technique can be used. In this
method either cut off frequencies or passband edge frequency is varied in order to adjust filter coefficients so
that reconstruction error could be optimized/minimized to zero. Attributes such as peak reconstruction error
(PRE), aliasing distortion (AD),computational time(CPU) and number of iterations (NOI) can be evaluated and
performance can be measured. Finally the NUCMFB designed by the proposed method can be exploited for the
sub band coding of ECG signal.
The FPGA-based logic analyzer is the level of a digital signal analyzing and encoding for understanding communication digital bit. In digital Instruments communications, each device internally has some sort of protocol. As an example, I2C and SPI. Some developers analyze digital signals to clarify or treble soothing problems. At that time Logic Analyzer are much more important. In this project develop a digital-level logic analyzer using FPGA based chip. FPGA (Field-Programmable Gate Array) is a component for developing circuits using hardware definition languages. In this case, VDHL is the language, and Xilinx-Spartan 6 is the development board it used. There has a limitation to the maximum usage of FPGA. In Xilinx-Spartan 6 maximum SLICES (LUTs & Flip Flops) are 360. It can create 2^1 2 (4096) maximum RAM cells for devices. In this device, the main components are SRAM and its content 2^1 2 memory addresses. SRAM in this device got two counting's and two controls for each side. Then SRAM content means to write and read data to SRAM using an input data analyzer. That component is Triggered by user-defined controls in python GUI using computer processing. All of the command generates to control device using user defend python GUI. In the GUI content select sample rate and quantity. Each of parameters can change according to the user defined. So, all control defined by user according to the data use got. Sampling rate can change 1 Hz to 12.5 MHz and maximum sampling quantity was 2^1 2 (4096). According past experience user can decided best suitable sampling rate. FPGA device and computer data communication done by UART (Universal Asynchronous Receiver Transmitter). Mainly hexadecimal numbers communication don for understand data to computer and ASCII character send for give command devices.
