Figure 6 - uploaded by R. Udaiyakumar
Content may be subject to copyright.
Download
View publication
16x1 Multiplexer using 4x1 4.4. 16 x 1 Multiplexer Using Pass Transistor: Pass Transistor Logic (PTL) describes several logic families used in the design of integrated circuits. (Fig.7)It reduces the count of transistors used to make different logic gates, by eliminating redundant transistors. Transistors are used as switches to pass logic levels between nodes of a circuit, instead of as switches connected directly to supply voltages. This reduces the number of active devices, but has the disadvantage that the difference of the voltage between high and low logic levels decreases at each stage. 

16x1 Multiplexer using 4x1 4.4. 16 x 1 Multiplexer Using Pass Transistor: Pass Transistor Logic (PTL) describes several logic families used in the design of integrated circuits. (Fig.7)It reduces the count of transistors used to make different logic gates, by eliminating redundant transistors. Transistors are used as switches to pass logic levels between nodes of a circuit, instead of as switches connected directly to supply voltages. This reduces the number of active devices, but has the disadvantage that the difference of the voltage between high and low logic levels decreases at each stage. 

Source publication
Figure 1: FPGA Architecture III. POWER DISSIPATION: 
Figure 1: FPGA Architecture 
Figure 2: Logic block of FPGA 
Figure 3: LUT Table Implementation 
+9 Figure 4: Standard 16x1 Multiplexer 
Area, Power, Delay Performance Analysis of Logic Element Using Various Architecture
Article
Full-text available
  • Mar 2013
Field Programmable Gate Arrays (FPGA's) are consider as power hungry device and not preferred as portable devices due to this disadvantage, hence the power reduction on Logic Element will make FPGA suitable for portable devices. Recently many techniques have been proposed for power reduction in conventional Logic Element (LE's) in reconfigurable co...
Cite
Download full-text

Context in source publication

Context 1
... 16x1 Multiplexer using 4x1 (Fig.6) consists of five 4x1 Multiplexer. ...

Similar publications

TABLE 1 : Value function for different binary representations.
TABLE 3 : Synthesis parameters.
FIGURE 6: Sn module architecture.
FIGURE 7: Qn module architecture-function value calculation.
+3 FIGURE 8: SFn module architecture-future state choice.
Parallel Implementation of Reinforcement Learning Q-Learning Technique for FPGA
Article
Full-text available
  • Dec 2018
Q-learning is an off-policy reinforcement learning technique which has as main advantage the possibility of obtaining an optimal policy interacting with an unknown model environment. This work proposes a parallel fixed-point Q-learning algorithm architecture implemented on field programmable gate arrays (FPGA) focusing on optimizing the system proc...
View